Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
df205067c976d917563a02fc6ebf1cff329a4097
/
src
/
cpu
/
intel
/
model_206ax
/
cache_as_ram.inc
df20506
Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in Kconfig
by Martin Roth
· 9 years ago
4a45ec4
x86: Drop -Wa,--divide
by Stefan Reinauer
· 9 years ago
5264862
Remove empty lines at end of file
by Elyes HAOUAS
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
1729cd8
x86 romstage: Move stack just below RAMTOP
by Kyösti Mälkki
· 10 years ago
20f25dd
Rename coreboot_ram stage to ramstage
by Furquan Shaikh
· 10 years ago
107f72e
Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR
by Kyösti Mälkki
· 11 years ago
8ee04d7
usbdebug: Put ehci_debug_info in CAR_GLOBAL
by Kyösti Mälkki
· 11 years ago
648d166
copy_and_run: drop boot_complete parameter
by Stefan Reinauer
· 11 years ago
a46a712
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
by Paul Menzel
· 11 years ago
5458b9d
Intel cpus: Extend cache to cover complete Flash Device
by Kyösti Mälkki
· 12 years ago
c7fb2ae
Intel cpus: use CPU_ADDR_BITS from Kconfig during CAR
by Kyösti Mälkki
· 12 years ago
05e740f
Replace cache control magic numbers with symbols
by Patrick Georgi
· 12 years ago
5c55463
Add support for Intel Sandybridge CPU
by Stefan Reinauer
· 12 years ago