Gitiles
Code Review Sign In
review.coreboot.org / coreboot / decf7dc4f80d6b19798cd0cd6f0be794bd9463bb / src / soc / intel / xeon_sp / cpx / Kconfig
  1. decf7dc soc/intel/xeon_sp/cpx: configure DIMM_MAX and DIMM_SPD_SIZE by Jonathan Zhang · 4 years, 1 month ago
  2. 7454005 soc/intel/xeon_sp/cpx: select CACHE_MRC_SETTINGS by Jonathan Zhang · 4 years, 3 months ago
  3. 1075b29 soc/intel/xeon_sp: select UDK_2017_binding by Jonathan Zhang · 4 years, 3 months ago
  4. c4b7027 src: Remove leading blank lines from SPDX header by Elyes HAOUAS · 4 years, 3 months ago
  5. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 3 months ago
  6. cf270f0 soc/intel/xeon_sp/cpx: Enable common P2SB by Andrey Petrov · 4 years, 4 months ago
  7. e37d1f7 soc/intel/xeon_sp/cpx: Bump MAX_CPUS by Andrey Petrov · 4 years, 4 months ago
  8. dddb9a8 soc/intel/xeon_sp/cpx: Work around FSP-M issues by Andrey Petrov · 4 years, 4 months ago
  9. 2e41075 soc/intel/xeon_sp: Add basic Cooperlake-SP support by Andrey Petrov · 4 years, 5 months ago