Gitiles
Code Review Sign In
review.coreboot.org / coreboot / dc735c19c7a1b5cc4e37c7f0c73e13b0072bdd9a / src / soc / intel / xeon_sp / spr / Makefile.mk
  1. dc735c1 soc/intel/xeon_sp/spr: Use official microcodes by Patrick Rudolph · 4 months ago
  2. ec58beb soc/intel/xeon_sp: Unshare Xeon-SP chip common codes by Shuo Liu · 5 months ago
  3. 3199802 soc/intel/xeon_sp: Share DDR codes across Xeon-SP platforms by Jincheng Li · 5 months ago
  4. cb92d28 soc/intel/xeon_sp/spr: Move XHCI code into southbridge folder by Patrick Rudolph · 5 months ago
  5. 64d2fd0 soc/intel/xeon_sp: Share numa.c among Xeon-SP platforms by Shuo Liu · 1 year, 5 months ago
  6. 7a593ab soc/intel/xeon_sp/smihandler: Lock SMM_FEATURE_CONTROL on all sockets by Patrick Rudolph · 7 months ago
  7. ea19858 soc/intel: Rename Makefiles from .inc to .mk by Martin Roth · 7 months ago[Renamed from src/soc/intel/xeon_sp/spr/Makefile.inc]
  8. 550f55e soc/intel/xeon_sp: Redesign resource allocation by Arthur Heymans · 2 years ago
  9. 3ba1621 soc/intel/xeon_sp/smihandler.c: enable support for spr-sp by Tim Chu · 1 year, 8 months ago
  10. 3ed903f soc/intel/xeon_sp/spr: Add Sapphire Rapids ramstage code by Jonathan Zhang · 1 year, 7 months ago