Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
d85a71a75c35b5bf683939e320ff7a501f89f583
/
src
/
northbridge
/
intel
/
gm45
/
gm45.h
d85a71a
nb/intel/gm45: Fix panel-power-sequence clock divisor
by Nico Huber
· 8 years ago
128c104
nb/intel: Fix some spelling mistakes in comments and strings
by Martin Roth
· 8 years ago
25f75b2
northbridge/intel/gm45: transation away from device_t
by Furquan Shaikh
· 8 years ago
5aaeb27
nb/intel/gm45: Export low-power and (SFF) options
by Nico Huber
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
83fc32f
device_ops: add device_t argument to write_acpi_tables
by Alexander Couzens
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
bde6d30
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
by Kevin Paul Herbert
· 10 years ago
089a510
northbridge/intel: Do not define include guard as 1
by Edward O'Callaghan
· 10 years ago
33769a5
gm45: Convert to per-device ACPI
by Vladimir Serbinenko
· 10 years ago
56ae8a0
gm45: Decrease MTRR usage
by Vladimir Serbinenko
· 10 years ago
020dc0e
gm45: Allow skiping voltage config.
by Vladimir Serbinenko
· 10 years ago
c4d8948
gm45: Move spd address map to board-specific config.
by Vladimir Serbinenko
· 10 years ago
dcb688e
CBMEM: Unify get_top_of_ram()
by Kyösti Mälkki
· 11 years ago
a46a712
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
by Paul Menzel
· 11 years ago
2efc880
intel/gm45: new northbridge
by Patrick Georgi
· 12 years ago