Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
d06f800cf8dc54813206acca1cd013da82c512fe
/
src
/
soc
/
intel
/
braswell
/
acpi
/
southcluster.asl
d06f800
soc/intel/baytrail,braswell: Drop TOLM from GNVS
by Kyösti Mälkki
· 3 years, 7 months ago
639cc9c
soc/intel/baytrail,braswell: Sync PCI memory region in ASL
by Kyösti Mälkki
· 3 years, 7 months ago
c6589ae
drivers/intel/gma: Include gfx.asl by default for all platforms...
by Matt DeVillier
· 3 years, 9 months ago
6b5bc77
treewide: Remove "this file is part of" lines
by Patrick Georgi
· 4 years, 3 months ago
ba38f37
soc/intel/braswell: Use SPDX for GPL-2.0-only files
by Angel Pons
· 4 years, 5 months ago
1c6d8a9
soc: Remove copyright notices
by Patrick Georgi
· 4 years, 5 months ago
fcdb033
acpi: Drop wrong _ADR objects for PCI host bridges
by Elyes HAOUAS
· 4 years, 10 months ago
bac27d5
soc/intel/braswell: Move LPE ACPI code to mainboard
by Frans Hendriks
· 5 years ago
687eb30
soc/intel/braswell: add LPEA resources to southcluster.asl
by Matt DeVillier
· 7 years ago
7440cc8
soc/intel/braswell: fix PCI resource PMAX/PLEN values
by Matt DeVillier
· 7 years ago
6a67ffb
soc/braswell: fix scope for I2C ACPI devices
by Matt DeVillier
· 7 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
3247172
Braswell: Add Braswell SOC support
by Lee Leahy
· 9 years ago
25509ee
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
77ff0b1
Braswell: Use Baytrail as Comparison Base
by Lee Leahy
· 9 years ago