Gitiles
Code Review Sign In
review.coreboot.org / coreboot / cd49cce7b70e80b4acc49b56bb2bb94370b4d867 / src / soc / rockchip / rk3399 / soc.c
  1. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  2. 7e0dea6 symbols.h: Add macro to define memlayout region symbols by Julius Werner · 5 years ago
  3. 314b5c3 rockchip/rk3399: Fix BL31 bootmem regions by Julius Werner · 5 years ago
  4. d2b9ec1 src: Remove unneeded include "{arch,cpu}/cpu.h" by Elyes HAOUAS · 6 years ago
  5. f3ca88b soc/rockchip: Get rid of device_t by Elyes HAOUAS · 6 years ago
  6. 53d6d84 rockchip/rk3399: soc: resize reserve memory by Xing Zheng · 8 years ago
  7. f00af58 rockchip/rk3399: sdram: use register to calculate sdram sizes by Lin Huang · 8 years ago
  8. 152e675 rockchip/rk3399: display: Do not allocate framebuffer in coreboot by Lin Huang · 8 years ago
  9. 7f96589 rockchip/rk3399: Move big CPU cluster initialization into ramstage by Julius Werner · 8 years ago
  10. 3727776 soc: Remove newline from `CHIP_NAME` by Paul Menzel · 8 years ago
  11. d1cec75 rockchip: rk3399: initialize display for eDP by Shunqian Zheng · 8 years ago
  12. 905a933 rockchip/rk3399: protect the DRAM address for atf by Caesar Wang · 8 years ago
  13. 19eb750 rockchip: make sure sdram top does not spill into MMIO space by Lin Huang · 8 years ago
  14. c14b54d rockchip/rk3399: Add a stub implementation of the rk3399 SOC by huang lin · 8 years ago