Gitiles
Code Review Sign In
review.coreboot.org / coreboot / cd49cce7b70e80b4acc49b56bb2bb94370b4d867 / src / soc / intel / cannonlake / chip.c
  1. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  2. 86d2afb soc/intel/cannonlake: Configure GPIOs again after FSP-S is done by Furquan Shaikh · 6 years ago
  3. 1e64d23 soc/intel/cannonlake: Add USB device names by Duncan Laurie · 6 years ago
  4. e9a0130 src: Remove unneeded include <console/console.h> by Elyes HAOUAS · 6 years ago
  5. e26c4a4 soc/intel/cannonlake: Add new cannon lake PCH-H support by praveen hodagatta pranesh · 6 years ago
  6. 819b143 soc/intel/cannonlake: Ensure FSP don't override ITSS IPCx registers by Subrata Banik · 6 years ago
  7. d44221f Move compiler.h to commonlib by Nico Huber · 6 years ago
  8. 742c6fe soc/intel/cannonlake: Move the FSP related callbacks to separate files by Rizwan Qureshi · 6 years ago
  9. b269f87 soc/intel/cannonlake: Update UPD from device switch by Lijian Zhao · 6 years ago
  10. f699c14 soc/intel/common/block/cpu: Add option to skip coreboot AP init by Subrata Banik · 6 years ago
  11. 925ea51 soc/intel/cannonlake: Add option to skip coreboot MP init by Subrata Banik · 6 years ago
  12. 3c8b5d0 soc/intel/cannonlake: Get rid of device_t by Elyes HAOUAS · 6 years ago
  13. 98376b8 soc/intel/cannonlake: Select common XHCI code by Subrata Banik · 6 years ago
  14. 3de3031 {mb,nb,soc}: Remove references to pci_bus_default_ops() by Nico Huber · 6 years ago
  15. 6403167 compiler.h: add __weak macro by Aaron Durbin · 6 years ago
  16. 91c8e23 soc/intel/cannonlake: Add VT-d and VMX programming by Lijian Zhao · 6 years ago
  17. 2410cd9 soc/intel/cannonlake: Limit xDCI feature when VBOOT is enabled by Duncan Laurie · 6 years ago
  18. 2da6ec4 soc/intel/cannonlake: Enable low power S0 Idle capability by Vaibhav Shankar · 6 years ago
  19. 21df67e soc/intel/cannonlake: Disable RTC write protect by Caveh Jalali · 6 years ago
  20. 416ded8 soc/intel/cannonlake: Add more HDA Audio Link settings by Lijian Zhao · 7 years ago
  21. 93fde11 soc/intel/cannonlake: Add support for EMMC DLL update by Lijian Zhao · 7 years ago
  22. a8733e3 soc/intel/cannonlake: CannonaLake make use of FVI information by Subrata Banik · 7 years ago
  23. 95b6175 soc/intel/cannonlake: Add support for C state and P state by Shaunak Saha · 7 years ago
  24. 580bc41 soc/intel/cannonlake: Update PCIE CLKREQ programing by Lijian Zhao · 7 years ago
  25. 2257959 soc/intel/*lake: Load vbt when it's needed by Patrick Georgi · 7 years ago
  26. 9d3de26 soc/intel/common: refactor locate_vbt and vbt_get by Patrick Georgi · 7 years ago
  27. fcf8820 soc/intel/cannonlake: Add FSP GOP support by Abhay kumar · 7 years ago
  28. aa090cb device: acpi_name() should take a const struct device by Aaron Durbin · 7 years ago
  29. 0823183 soc/intel/cannonlake: Add serialio device config by Lijian Zhao · 7 years ago
  30. 2b074d9 soc/intel/cannonlake: Add common ACPI support for CNL by Lijian Zhao · 7 years ago
  31. 9027e1b soc/intel/cannonlake: Init UPD params based on config by Pratik Prajapati · 7 years ago
  32. 201fa8f intel/cannonlake/chip: Add initial PCI enum support by Pratik Prajapati · 7 years ago
  33. 2f764f7 soc/intel/cannonlake: Call into FSP siliconinit by Lijian Zhao · 7 years ago
  34. 70de396 Revert "soc/intel/cannonlake: Call into FSP siliconinit" by Martin Roth · 7 years ago
  35. dbe7f89 soc/intel/cannonlake: Call into FSP siliconinit by Lijian Zhao · 7 years ago