Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
cd49cce7b70e80b4acc49b56bb2bb94370b4d867
/
src
/
northbridge
/
intel
/
sandybridge
/
early_init.c
cd49cce
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
by Julius Werner
· 5 years ago
89989cf
src: Drop unused include <arch/acpi.h>
by Elyes HAOUAS
· 5 years ago
f1b58b7
device/pci: Fix PCI accessor headers
by Kyösti Mälkki
· 5 years ago
8a5283a
src: Remove unneeded include <cbmem.h>
by Elyes HAOUAS
· 6 years ago
74203de
intel/sandybridge: Don't hardcode platform type
by Patrick Rudolph
· 7 years ago
58a8953
Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"
by Arthur Heymans
· 6 years ago
d2d2aef
sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location
by Arthur Heymans
· 7 years ago
1dd448c
nb/intel: Add Ivy Bridge Server (Xeon-E3v2) PCI IDs
by Vagiz Trakhanov
· 7 years ago
3323260
nb/intel: add IS_ENABLED() around Kconfig symbol references
by Martin Roth
· 7 years ago
44526cd
nb/intel/sandybridge/early_init: Use register name
by Patrick Rudolph
· 7 years ago
77e1399
romstage_handoff: remove code duplication
by Aaron Durbin
· 8 years ago
e39a8a9
intel/sandybridge: Use romstage_handoff for S3
by Kyösti Mälkki
· 8 years ago
bfca670
intel/sandybridge post-car: Redo MTRR settings and stack selection
by Kyösti Mälkki
· 8 years ago
9b99152
intel/sandybridge: Use common ACPI S3 recovery
by Kyösti Mälkki
· 8 years ago
a969ed3
Move definitions of HIGH_MEMORY_SAVE
by Kyösti Mälkki
· 8 years ago
e4f9d5c
nb/intel/sandybridge: Start PEG link training
by Patrick Rudolph
· 9 years ago
bb9469c
nb/intel/sandybridge: Enable basic IOMMU support
by Nico Huber
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
2a510a7
northbridge/intel/sandybridge: Do not disable PEG by default
by Patrick Rudolph
· 9 years ago
03a88d3
intel sandybridge: add VGA pci device id
by Patrick Rudolph
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
bde6d30
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
by Kevin Paul Herbert
· 10 years ago
a10bde9
intel/sandybridge: Add VGA pci device ID 0x0162
by Damien Zammit
· 10 years ago
c845b43
sandybridge: Move common northbridge finalize to northbridge code.
by Vladimir Serbinenko
· 10 years ago
5fc04d1
sandy/ivybridge: Make UMA size configurable.
by Vladimir Serbinenko
· 10 years ago
54d6abd
Drop some duplicates of PCI-e config functions
by Kyösti Mälkki
· 11 years ago
fbdb085
intel/sandybridge intel/ivybridge: Use MMCONF_SUPPORT_DEFAULT
by Kyösti Mälkki
· 11 years ago
24d1d4b
x86: Unify arch/io.h and arch/romcc_io.h
by Stefan Reinauer
· 11 years ago
a46a712
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
by Paul Menzel
· 11 years ago
816e9d1
Support for Celeron 1007U
by Stefan Reinauer
· 12 years ago
f4d3623
ELOG: Add support for a monotonic boot counter in CMOS
by Duncan Laurie
· 12 years ago
9c4c6ab
ELOG: Fix boot count increment for non-wake case
by Duncan Laurie
· 12 years ago
fe7b5d2
Ivybridge: fix workaround and enable PAIR
by Duncan Laurie
· 12 years ago
afcaac2
Drop (empty) sandybridge_late_initialization()
by Stefan Reinauer
· 12 years ago
00636b0
Add support for Intel Sandybridge CPU (northbridge part)
by Stefan Reinauer
· 12 years ago