Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
cd49cce7b70e80b4acc49b56bb2bb94370b4d867
/
src
/
drivers
/
intel
/
fsp1_0
/
cache_as_ram.inc
cd49cce
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
by Julius Werner
· 5 years ago
6ece0ad
intel/fsp1_0/cache_as_ram.inc: Use tabs instead of white spaces
by Elyes HAOUAS
· 6 years ago
654cc2f
{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate
by Nico Huber
· 6 years ago
f796dd8
fsp1_0/fsp_util: Rename global symbol find_fsp
by Damien Zammit
· 7 years ago
465eff6
Fix some cbmem.h includes
by Kyösti Mälkki
· 8 years ago
7c38e1e8
Remove #ifdef checks on Kconfig symbols
by Martin Roth
· 9 years ago
fb50983
intel/fsp: Add post codes for FSP phases
by Duncan Laurie
· 9 years ago
3ecfdbd
intel/fsp1_0: Use dummy microcode when calling FSP TempRamInit
by York Yang
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
8a75d82
fsp1_0: Fix broken logic when searching for FSP
by Werner Zeh
· 9 years ago
47818b4
fsp/cache_as_ram.inc and boards: Fix incorrect usage of POST_IO
by Alexandru Gagniuc
· 10 years ago
5264862
Remove empty lines at end of file
by Elyes HAOUAS
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
7868797
fsp: Move fsp to fsp1_0
by Marc Jones
· 9 years ago
[Renamed from src/drivers/intel/fsp/cache_as_ram.inc]
9cd1553
FSP platforms: Clear area in CAR for cbmem
by Martin Roth
· 10 years ago
e10108a
FSP platform microcode: Update to remove Kconfig variable
by Martin Roth
· 10 years ago
1729cd8
x86 romstage: Move stack just below RAMTOP
by Kyösti Mälkki
· 10 years ago
a642716
Intel FSP: add a shared set of functions for the FSP
by Martin Roth
· 10 years ago