Gitiles
Code Review Sign In
review.coreboot.org / coreboot / c7fee24887aef62919b9d55f3b83cb130b407a61 / src / soc / intel / alderlake / romstage / fsp_params.c
  1. c7fee24 soc/intel/alderlake: Hook the VT-d DMA protection option by Michał Żygowski · 1 year, 10 months ago
  2. 7bfc256 soc/intel/alderlake: Hook up PchHdaAudioLinkHdaEnable to devicetree by Sean Rhodes · 1 year, 7 months ago
  3. 23ef60d intel/alderlake: remove skip_mbp_hob SOC chip config by Kapil Porwal · 1 year, 7 months ago
  4. 8327a7e soc/intel/alderlake: Hook up DisableDynamicTccoldHandshake to dev tree by Kane Chen · 1 year, 11 months ago
  5. eed31cb soc/intel/alderlake: Add entries to eventLog on invocation of early SOL by Tarun Tuli · 1 year, 7 months ago
  6. e3884a1 soc/intel/alderlake: Inform user during CSE update by Jeremy Compostella · 1 year, 7 months ago
  7. ec8eb49 soc/intel/alderlake: Add print that MRC training screen displayed by Tarun Tuli · 1 year, 7 months ago
  8. 1f4d7c7 soc/intel/alderlake: Inform user of memory training by Jeremy Compostella · 1 year, 8 months ago
  9. 9df1197 soc/intel/alderlake: Add romstage early graphics support by Jeremy Compostella · 1 year, 9 months ago
  10. d910fec soc/intel/alderlake: Use common gpio.h include by Dinesh Gehlot · 1 year, 8 months ago
  11. dddaeed soc/intel/alderlake: Update cpu and pch tracehub modes by Sridhar Siricilla · 2 years, 4 months ago
  12. 2c98488 soc/intel/alderlake: Add IBECC by Maximilian Brune · 1 year, 10 months ago
  13. 1e71fe1 soc/intel: Enable TME based on supported CPU SKU and config option by Subrata Banik · 2 years ago
  14. 2bc54e7 soc/intel/alderlake: Add support to skip the MBP HOB by V Sowmya · 2 years ago
  15. 759bb4c soc/intel/alderlake/fsp_params.c: Set DdrSpeedControl UPD by Franklin Lin · 2 years, 1 month ago
  16. 096ce14 soc/intel/alderlake: Support PCIe hardware compliance test mode by Sridahr Siricilla · 3 years ago
  17. acd60c9 soc/intel/alderlake: Drop debug interface selection by Subrata Banik · 2 years, 2 months ago
  18. febaf2f soc/intel/alderlake: add GPIO definitions for PCH-S by Michał Kopeć · 2 years, 4 months ago
  19. edf71a0 soc/intel/alderlake: Skip PCIe source clock assignment if incorrect by Cliff Huang · 2 years, 4 months ago
  20. a182fae soc/intel/alderlake: Hook up FSP hyper-threading setting to option API by Felix Singer · 2 years, 8 months ago
  21. ab638c1 soc/intel/adl/chip.h: Rename max_dram_speed to include units by Scott Chao · 2 years, 4 months ago
  22. 88381c9 soc/intel/adl: Disable FSP debug output if !FSP_ENABLE_SERIAL_DEBUG by Subrata Banik · 2 years, 5 months ago
  23. 9e78dd1 soc/intel/alderlake: Update CPU IDs with correct steppings by Lean Sheng Tan · 2 years, 5 months ago
  24. 7cb6d72 soc/intel/alderlake: Use coreboot native event handler for FSP-M/S by Subrata Banik · 2 years, 5 months ago
  25. 215a97e soc/intel/adl/chip.h: Convert all camel case variables to snake case by MAULIK V VAGHELA · 2 years, 5 months ago
  26. 6f73a20 drivers/wifi,soc/intel/adl: Move CnviDdrRfim property to drivers by Tim Wawrzynczak · 2 years, 7 months ago
  27. 09f3b6c mb, soc: change mainboard_memory_init_params prototype by Zhuohao Lee · 2 years, 7 months ago
  28. 02967e6 soc/intel/alderlake: Fix function pointer type by Arthur Heymans · 2 years, 6 months ago
  29. dfde9b1 Revert "soc/intel/adl: Skip sending MBP HOB to save boot time" by MAULIK V VAGHELA · 2 years, 7 months ago
  30. e966595 treewide: Remove "ERROR: "/"WARN: " prefixes from log messages by Julius Werner · 2 years, 7 months ago
  31. ff553ba soc/intel/alderlake: Check clkreq overlap by Kane Chen · 2 years, 8 months ago
  32. b4a169a soc/intel/alderlake: Add option to make MRC log silent by Subrata Banik · 2 years, 8 months ago
  33. 461ff1d soc/intel: Move enum pcie_rp_type to intelblocks/pcie_rp.h by Tim Wawrzynczak · 2 years, 9 months ago
  34. fc69b9d soc/intel/alderlake: Add the CnviDdrRfim configuration by Ronak Kanabar · 2 years, 11 months ago
  35. 3b03798 soc/intel/alderlake: Disable VT-d for early silicons by Meera Ravindranath · 2 years, 9 months ago
  36. 9a7fbbc soc/intel/adl: Skip sending MBP HOB to save boot time by MAULIK V VAGHELA · 2 years, 10 months ago
  37. 8fcefd3 soc/intel/alderlake: add MaxDramSpeed config by Casper Chang · 2 years, 11 months ago
  38. 87685c5 soc/intel/alderlake: Make use of `cpu/intel/cpu_ids.h' by Subrata Banik · 3 years, 1 month ago
  39. 7b8d11b soc/intel/alderlake: Use `is_devfn_enabled()` for Crashlog UPDs by Subrata Banik · 3 years, 1 month ago
  40. 0007fa9 soc/intel/alderlake: Update mainboard_memory_init_params() argument by Subrata Banik · 3 years, 2 months ago
  41. 85c9dda soc/intel/alderlake/romstage: Refactor soc_memory_init_params function by Subrata Banik · 3 years, 2 months ago
  42. 8a18bd8 soc/intel/alderlake/romstage: Update display UPDs based on InternalGfx by Subrata Banik · 3 years, 2 months ago
  43. 50134ec soc/intel/alderlake: Make use of is_devfn_enabled() function by Subrata Banik · 3 years, 2 months ago
  44. 930b643 soc/intel/alderlake/romstage: Drop ineffective FSP-M UPD `ChHashMask` by Subrata Banik · 3 years, 2 months ago
  45. 24b1c54 soc/intel/alderlake: Set SaIpuEnable UPD according to devicetree by Tim Wawrzynczak · 3 years, 3 months ago
  46. d047927 soc/intel/alderlake: Set Base Addresses for TBT DMA remapping engines by Sridhar Siricilla · 3 years, 3 months ago
  47. cea4f92 soc/intel/alderlake: Add CrashLog implementation for Intel ADL by Francois Toguo · 3 years, 4 months ago
  48. a3f7deb soc/intel/alderlake: Fill FSPM UPDs for VT-d configuration by Meera Ravindranath · 3 years, 5 months ago
  49. 50f8b4e soc/intel/alderlake: Add enum for HDA audio configuration by Sugnan Prabhu S · 3 years, 5 months ago
  50. c1c1ba5 soc/intel/alderlake and mb: Drop PchHdaAudioLink*Enable UPDs from chip.h by Furquan Shaikh · 3 years, 4 months ago
  51. 5b302b2 soc/intel/alderlake: Refactor PCIE port config by Eric Lai · 3 years, 9 months ago
  52. d74cd60 soc/intel/alderlake: Disable Internal Gfx based on SOC_INTEL_DISABLE_IGD by Subrata Banik · 3 years, 7 months ago
  53. 85144d9 soc/intel/alderlake: Refactor SoC code to maintain CPU and PCH PCIE RPs by Subrata Banik · 3 years, 7 months ago
  54. 407488e src/soc/intel/alderlake: Enable the PCH HDA by V Sowmya · 3 years, 9 months ago
  55. 28371e2 soc/intel/alderlake/romstage: Skip GPIO configuration from FSP by Subrata Banik · 3 years, 10 months ago
  56. 0aed4e5 soc/intel/alderlake: Enable TME for Alder Lake by Subrata Banik · 3 years, 10 months ago
  57. 2871e0e soc/intel/alderlake/ramstage: Do initial SoC commit till ramstage by Subrata Banik · 3 years, 11 months ago
  58. 80835a1 soc/intel/alderlake/romstage: Fix compilation issue by Subrata Banik · 3 years, 11 months ago
  59. 292afef soc/intel/alderlake/romstage: Do initial SoC commit till romstage by Subrata Banik · 4 years ago