Gitiles
Code Review Sign In
review.coreboot.org / coreboot / c70eed1e6202c928803f3e7f79161cd247a62b23 / src / northbridge / intel / sandybridge / northbridge.c
  1. c70eed1 device: Use pcidev_on_root() by Kyösti Mälkki · 6 years ago
  2. 8a5283a src: Remove unneeded include <cbmem.h> by Elyes HAOUAS · 6 years ago
  3. b60920d northbridge: Use 'unsigned int' to bare use of 'unsigned' by Elyes HAOUAS · 6 years ago
  4. 1704120 nb/intel/sandybridge: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  5. aade90e nb/intel/gm45: Use common code for SMM in TSEG by Arthur Heymans · 6 years ago
  6. f369e60 northbridge/intel: Remove unneeded includes by Elyes HAOUAS · 6 years ago
  7. 3de3031 {mb,nb,soc}: Remove references to pci_bus_default_ops() by Nico Huber · 6 years ago
  8. ab8743c nb/intel/sandybridge: Get rid of device_t by Elyes HAOUAS · 6 years ago
  9. 68f6888 Revert "model_206ax: Use parallel MP init" by Arthur Heymans · 6 years ago
  10. 5fbe788 model_206ax: Use parallel MP init by Arthur Heymans · 6 years ago
  11. 1dd448c nb/intel: Add Ivy Bridge Server (Xeon-E3v2) PCI IDs by Vagiz Trakhanov · 7 years ago
  12. aa090cb device: acpi_name() should take a const struct device by Aaron Durbin · 7 years ago
  13. 3323260 nb/intel: add IS_ENABLED() around Kconfig symbol references by Martin Roth · 7 years ago
  14. 3e47fc9 nb/intel/sandybridge: Fill in acpi_name by Patrick Rudolph · 7 years ago
  15. ecd4be8 nb/intel/sandybridge: Hide additional nb devices by Patrick Rudolph · 7 years ago
  16. 6d0c65e nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h> by Arthur Heymans · 8 years ago
  17. 27198ac MMCONF_SUPPORT: Drop redundant logging by Kyösti Mälkki · 8 years ago
  18. e25b5ef MMCONF_SUPPORT: Consolidate resource registration by Kyösti Mälkki · 8 years ago
  19. e39a8a9 intel/sandybridge: Use romstage_handoff for S3 by Kyösti Mälkki · 8 years ago
  20. 6f8b7df cpu/intel/smm: Use CONFIG_SMM_TSEG_SIZE by Nico Huber · 8 years ago
  21. 2dc15e9 Revert "northbridge/intel/peg: Disable unused ports" by Nico Huber · 8 years ago
  22. 0e06f5b northbridge/intel/peg: Disable unused ports by Patrick Rudolph · 9 years ago
  23. aad34cd nb/intel/sandybridge: Fix PEG disablement by Patrick Rudolph · 9 years ago
  24. 240766a nb/intel/sandybridge/northbridge: Initialize uma_memory_base in all cases by Patrick Rudolph · 9 years ago
  25. 593e7de nb/intel/sandybridge: Limit GFX workaround to Sandy Bridge by Nico Huber · 9 years ago
  26. 9d9ce0d nb/intel/sandybridge: Add ACPI DMAR table by Nico Huber · 9 years ago
  27. bb9469c nb/intel/sandybridge: Enable basic IOMMU support by Nico Huber · 9 years ago
  28. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  29. 3660c0f northbridge/intel/sandybridge: Enable PEG clock-gating on demand by Patrick Rudolph · 9 years ago
  30. c16e9dfa Create i945-ivy smm tseg init based on ivy code. by Vladimir Serbinenko · 9 years ago
  31. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  32. 9f74462 northbridge/intel: Use DEVICE_NOOP macro over dummy symbol by Edward O'Callaghan · 10 years ago
  33. 3517038 intel/sandybridge: Add PCI ID for northbridge 0x150 by Damien Zammit · 10 years ago
  34. 0a66991 acpi: Remove explicit pointer tracking in per-device ssdt. by Vladimir Serbinenko · 10 years ago
  35. 35c0f43 Move nehalem/sandy/ivy to per-device acpi by Vladimir Serbinenko · 10 years ago
  36. c862e44 northbridge/intel: Drop use of set_top_of_ram() by Kyösti Mälkki · 10 years ago
  37. f7bfc34 intel: Remove GFXUMA and related global variables by Kyösti Mälkki · 11 years ago
  38. a6130fc intel: Drop obsolete comments on MTRR usage by Kyösti Mälkki · 10 years ago
  39. 4337020 Remove CACHE_ROM. by Vladimir Serbinenko · 10 years ago
  40. cb08e16 CBMEM intel: Define get_top_of_ram() once per chipset by Kyösti Mälkki · 11 years ago
  41. f9f74af CBMEM x86: Unify get_cbmem_toc() by Kyösti Mälkki · 11 years ago
  42. dcb688e CBMEM: Unify get_top_of_ram() by Kyösti Mälkki · 11 years ago
  43. 42f4651 CBMEM northbridges: Remove references to global high_tables_base by Kyösti Mälkki · 11 years ago
  44. 872c922 Fix MMCONF_SUPPORT_DEFAULT for ramstage by Kyösti Mälkki · 11 years ago
  45. eac00d2 intel/sandybridge: Locate CBMEM TOC early in ramstage by Kyösti Mälkki · 11 years ago
  46. 243aa44 boot: remove cbmem_post_handling() by Aaron Durbin · 11 years ago
  47. c6f2722 sandybridge: enable ROM caching by Aaron Durbin · 11 years ago
  48. c965076 resources: introduce reserved_ram_resource() by Aaron Durbin · 11 years ago
  49. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  50. fd611f9 Drop CONFIG_WRITE_HIGH_TABLES by Stefan Reinauer · 11 years ago
  51. 0aa37c4 sconfig: rename lapic_cluster -> cpu_cluster by Stefan Reinauer · 11 years ago
  52. 4aff445 sconfig: rename pci_domain -> domain by Stefan Reinauer · 11 years ago
  53. 5079a0d Remove assembly coded log2 function by Ronald G. Minnich · 12 years ago
  54. cf8e466 Cleanup coreboot memory table includes by Kyösti Mälkki · 12 years ago
  55. 9ca1c0a Sandy/Ivy Bridge and Cougar/Panther Point: Fix names by Stefan Reinauer · 12 years ago
  56. 5e29f00 Intel and GFXUMA: drop redundant use of lb_add_memory_range() by Kyösti Mälkki · 12 years ago
  57. 7f189cc Intel Sandybridge and UMA: use mmio_resource() by Kyösti Mälkki · 12 years ago
  58. 1ec5e74 Intel Sandybridge: add reserved memory as resources by Kyösti Mälkki · 12 years ago
  59. fe7b5d2 Ivybridge: fix workaround and enable PAIR by Duncan Laurie · 12 years ago
  60. 77dbbac CPU: Add basic support for Nominal Configurable TDP by Duncan Laurie · 12 years ago
  61. 496f4a0 SandyBridge: Add another PCI device ID for northbridge by Walter Murphy · 12 years ago
  62. cc55b9b Define global uma_memory variables by Kyösti Mälkki · 12 years ago
  63. bb11e60 Hook up MRC cache update by Stefan Reinauer · 12 years ago
  64. 1244f4b Rework Sandybridge MRC cache handling by Stefan Reinauer · 12 years ago
  65. e166782 Clean up #ifs by Patrick Georgi · 12 years ago
  66. 0ff99b7 Modify DMI init for IvyBridge by Vincent Palatin · 12 years ago
  67. 00636b0 Add support for Intel Sandybridge CPU (northbridge part) by Stefan Reinauer · 12 years ago