Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
c6ba36f0694c3fa9a7db2a61bc264bef851b4360
/
src
/
mainboard
/
emulation
/
qemu-riscv
/
memlayout.ld
c6ba36f
mb/emulation/qemu-riscv: Support arbitrary ROM sizes
by Patrick Rudolph
· 5 years ago
2ef569a
mb/qemu-riscv: update to match current qemu version
by Philipp Hug
· 6 years ago
5135f11
RISC-V boards: Remove PAGETABLES section from memlayout.ld
by Jonathan Neuschäfer
· 6 years ago
5965cba
RISCV: Clean up the common architectural code
by Ronald G. Minnich
· 8 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
5264862
Remove empty lines at end of file
by Elyes HAOUAS
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
ec5e5e0
New mechanism to define SRAM/memory map with automatic bounds checking
by Julius Werner
· 10 years ago