Gitiles
Code Review Sign In
review.coreboot.org / coreboot / c3f58f6aca2139ffa3933e615208a42ca76fd720 / src / soc / intel / baytrail / chip.c
  1. c3f58f6 soc/intel/baytrail: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 4 months ago
  2. deeccbf Drop explicit NULL initializations from `device_operations` by Elyes HAOUAS · 4 years, 5 months ago
  3. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 5 months ago
  4. e1f8db9 src/soc: Remove unused include <device/pci_ops.h> by Elyes HAOUAS · 5 years ago
  5. 4a0f071 {northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem() by Subrata Banik · 5 years ago
  6. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  7. e9a0130 src: Remove unneeded include <console/console.h> by Elyes HAOUAS · 6 years ago
  8. 17a3ceb soc/intel/baytrail: Get rid of device_t by Elyes HAOUAS · 6 years ago
  9. 3de3031 {mb,nb,soc}: Remove references to pci_bus_default_ops() by Nico Huber · 6 years ago
  10. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  11. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  12. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  13. 0625a8b {cpu,soc}: Use DEVICE_NOOP macro over dummy symbol by Edward O'Callaghan · 10 years ago
  14. 3511023 baytrail/rambi: S3 support and other updates by Kein Yuan · 10 years ago
  15. d7bc23a baytrail: add support for disabling south cluster pci devices by Aaron Durbin · 11 years ago
  16. 302cbd6 baytrail: bring up APs by Aaron Durbin · 11 years ago
  17. 452d31a baytrail: introduce pattrs by Aaron Durbin · 11 years ago
  18. fda56a6 baytrail: add common pci_operations by Aaron Durbin · 11 years ago
  19. 9a7d7bc baytrail: add initial support by Aaron Durbin · 11 years ago