Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
c3f58f6aca2139ffa3933e615208a42ca76fd720
/
src
/
soc
/
intel
/
baytrail
/
acpi
/
southcluster.asl
c3f58f6
soc/intel/baytrail: Use SPDX for GPL-2.0-only files
by Angel Pons
· 4 years, 4 months ago
1c6d8a9
soc: Remove copyright notices
by Patrick Georgi
· 4 years, 5 months ago
fcdb033
acpi: Drop wrong _ADR objects for PCI host bridges
by Elyes HAOUAS
· 4 years, 10 months ago
e34a770
soc/baytrail: fix scope for I2C ACPI devices
by Matt DeVillier
· 8 years ago
6149233
intel/soc/baytrail: Move MCRS ResourceTemplate out of _CRS method
by Martin Roth
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
2eaa0d4
intel: Correct MMIO related ACPI table settings
by Dave Frodin
· 9 years ago
18ea2d3
baytrail: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
6ecaf65
Baytrail: add _PRT to each PCIe root port device
by Ted Kuo
· 10 years ago
3511023
baytrail/rambi: S3 support and other updates
by Kein Yuan
· 10 years ago
51d787a
rambi/baytrail: ACPI, GPIO, audio, misc updates
by Shawn Nematbakhsh
· 11 years ago
3f94a74
baytrail: Add ACPI Device for XHCI
by Duncan Laurie
· 11 years ago
2e65796
baytrail: Expose IOSF as ACPI object
by Duncan Laurie
· 11 years ago
430bf0d
baytrail: Add support for LPSS and SCC devices in ACPI mode
by Duncan Laurie
· 11 years ago
b50566e
baytrail: Fix _CRS to build with new IASL
by Duncan Laurie
· 11 years ago
bb0d1ea
baytrail: Add ACPI code to describe GPIO controller
by Duncan Laurie
· 11 years ago
3bde3d7
baytrail: interrupt routing support
by Aaron Durbin
· 11 years ago
93966e8
baytrail: Add default _OSC method
by Duncan Laurie
· 11 years ago
053bd07
baytrail: Add root bus resource regions
by Duncan Laurie
· 11 years ago
7fbe20b
baytrail: Add reserved MMIO regions to ACPI
by Duncan Laurie
· 11 years ago
9a7d7bc
baytrail: add initial support
by Aaron Durbin
· 11 years ago