Gitiles
Code Review Sign In
review.coreboot.org / coreboot / c141323c6263c9f3a884d4482369e8c91e9a713c / src / arch / riscv / mcall.c
  1. 3ca8b59 arch/riscv: Remove the current SBI implementation by Jonathan Neuschäfer · 5 years ago
  2. 3b2712d arch/riscv: hls_init: Initialize time{,cmp} with dummy pointers by Jonathan Neuschäfer · 5 years ago
  3. c5ebb1d riscv: Move mcall numbers to mcall.h, adjust their names by Jonathan Neuschäfer · 6 years ago
  4. 6f3a53b riscv: get SBI calls to work by Ronald G. Minnich · 6 years ago
  5. ba571c7 arch/riscv/mcall.c: Return the correct memory base and size by Jonathan Neuschäfer · 6 years ago
  6. 99f2f11 riscv: Unify SBI call implementations under arch/riscv/ by Jonathan Neuschäfer · 6 years ago[Renamed (97%) from src/mainboard/emulation/qemu-riscv/qemu_util.c]
  7. e2e40cc riscv: Clean up {qemu,spike}_util by Jonathan Neuschäfer · 6 years ago
  8. 5861b58 qemu-riscv: Remove obsolete CSR - send_ipi by Martin Roth · 6 years ago
  9. cc5be8b arch/riscv: Add include/arch/barrier.h by Jonathan Neuschäfer · 7 years ago
  10. a47738d riscv-memlayout: fix existing memlayout issues, add sbi interface by Thaminda Edirisooriya · 7 years ago