Gitiles
Code Review Sign In
review.coreboot.org / coreboot / c141323c6263c9f3a884d4482369e8c91e9a713c / src / arch / riscv
  1. 64d855d arch/riscv: Remove supervisor_trap_entry by Jonathan Neuschäfer · 5 years ago
  2. c0c31b6 riscv: Remove config string support by Jonathan Neuschäfer · 5 years ago
  3. 3ca8b59 arch/riscv: Remove the current SBI implementation by Jonathan Neuschäfer · 5 years ago
  4. b0de851 arch/riscv: Return from trap_handler instead of jumping out by Jonathan Neuschäfer · 5 years ago
  5. 3f75f5d arch/riscv: Unify trap return by Jonathan Neuschäfer · 5 years ago
  6. 8f06ce3 Constify struct cpu_device_id instances by Jonathan Neuschäfer · 5 years ago
  7. 5a6e389 arch/riscv: Use a separate trap stack by Jonathan Neuschäfer · 6 years ago
  8. c90f1d7b arch/riscv: gettimer: Don't use the config string by Jonathan Neuschäfer · 6 years ago
  9. 140a827 arch/riscv: Drop mret workaround by Jonathan Neuschäfer · 5 years ago
  10. 92f0513 arch/riscv: mprv_read_*: Mark result as earlyclobber by Jonathan Neuschäfer · 6 years ago
  11. 0c42cd3 arch/riscv: Fix return type of mprv_read_u64 by Jonathan Neuschäfer · 5 years ago
  12. 3b2712d arch/riscv: hls_init: Initialize time{,cmp} with dummy pointers by Jonathan Neuschäfer · 6 years ago
  13. 69a143d arch/riscv: Document mprv_{read,write}_* functions by Jonathan Neuschäfer · 6 years ago
  14. 5a01d6a arch/riscv: trap handler: Print load/store access width in bits by Jonathan Neuschäfer · 6 years ago
  15. d277960 riscv: Update register address by wxjstz · 6 years ago
  16. 4635787 src/arch: Fix checkpatch warning: no spaces at the start of a line by Martin Roth · 6 years ago
  17. 898a775 arch/*: Update Kconfig symbol usage by Martin Roth · 6 years ago
  18. e18e642 src: change coreboot to lowercase by Martin Roth · 6 years ago
  19. cd6b22f arch: Unify basic cache clearing API by Julius Werner · 6 years ago
  20. f797a1a riscv: Suppress invalid coverity errors by Martin Roth · 6 years ago
  21. c5ebb1d riscv: Move mcall numbers to mcall.h, adjust their names by Jonathan Neuschäfer · 6 years ago
  22. 6f3a53b riscv: get SBI calls to work by Ronald G. Minnich · 6 years ago
  23. f171e66 riscv: enable counters via m[us]counteren by Ronald G. Minnich · 6 years ago
  24. d9307c2 riscv: Add support for timer interrupts by Ronald G. Minnich · 6 years ago
  25. 522dcd1 riscv: Stub out sbi_(un)mask_interrupt by Jonathan Neuschäfer · 6 years ago
  26. ba571c7 arch/riscv/mcall.c: Return the correct memory base and size by Jonathan Neuschäfer · 6 years ago
  27. 4e793ec riscv: map first 4GiB of physical address space by Ronald G. Minnich · 6 years ago
  28. 3d302b0 riscv: add a variable to control trap management by Ronald G. Minnich · 6 years ago
  29. c270335 riscv: change payload() to pass the config string pointer as arg0 by Ronald G. Minnich · 6 years ago
  30. 574df1b riscv: start to use the configstring functions by Ronald G. Minnich · 6 years ago
  31. 99f2f11 riscv: Unify SBI call implementations under arch/riscv/ by Jonathan Neuschäfer · 6 years ago
  32. 571c230 riscv: Add a bandaid for the new toolchain by Ronald G. Minnich · 6 years ago
  33. 5965cba RISCV: Clean up the common architectural code by Ronald G. Minnich · 6 years ago
  34. 0bc12ab arch/riscv: In trap handler, don't print SP twice by Jonathan Neuschäfer · 6 years ago 4.5
  35. 2f72a61 arch/riscv: Visually align trap frame information by Jonathan Neuschäfer · 6 years ago
  36. 4247426 riscv: Use the generic src/lib/bootblock.c by Jonathan Neuschäfer · 6 years ago
  37. bebeb74 arch/riscv: Remove unused bootblock_simple.c by Jonathan Neuschäfer · 6 years ago
  38. e2e40cc riscv: Clean up {qemu,spike}_util by Jonathan Neuschäfer · 6 years ago
  39. 2af174a riscv and power8: Convert printk/while(1) to die by Jonathan Neuschäfer · 6 years ago
  40. e865a3d RISCV: update the encoding.h file. by Ronald G. Minnich · 6 years ago
  41. 6b72787 src/arch: Improve code formatting by Elyes HAOUAS · 7 years ago
  42. a1e3924 arch/riscv: Add missing "break;" by Jonathan Neuschäfer · 7 years ago
  43. f643d66 arch/riscv: Add functions to read/write memory on behalf of supervisor/user mode by Jonathan Neuschäfer · 7 years ago
  44. cafb10c arch/riscv: Map the kernel space into RAM (2GiB+) by Jonathan Neuschäfer · 7 years ago
  45. 857e33e arch/riscv: Implement the SBI again by Jonathan Neuschäfer · 7 years ago
  46. 3965a52 arch/riscv: Enable U-mode/S-mode counters (stime, etc.) by Jonathan Neuschäfer · 7 years ago
  47. b6648cd arch/riscv: Fix unaligned memory access emulation by Jonathan Neuschäfer · 7 years ago
  48. d9ff75f arch/riscv: Delegate exceptions to supervisor mode if appropriate by Jonathan Neuschäfer · 7 years ago
  49. 538e446 arch/riscv: Print the page table structure after construction by Jonathan Neuschäfer · 7 years ago
  50. 363526c arch/riscv: Improve and refactor trap handling diagnostics by Jonathan Neuschäfer · 7 years ago
  51. 4d6ef3a arch/riscv: Set the stack pointer upon trap entry by Jonathan Neuschäfer · 7 years ago
  52. 1394bba arch/riscv: Fix the page table setup code by Jonathan Neuschäfer · 7 years ago
  53. c42b591 arch/riscv: Update encoding.h and dependent files by Jonathan Neuschäfer · 7 years ago
  54. 5690f0e src/arch/riscv/id.S: Don't hardcode the strings by Jonathan Neuschäfer · 7 years ago
  55. cc5be8b arch/riscv: Add include/arch/barrier.h by Jonathan Neuschäfer · 7 years ago
  56. 8e63017 arch/riscv: Refactor bootblock.S by Jonathan Neuschäfer · 7 years ago
  57. 62bd9f9 arch/riscv: Only initialize virtual memory if it's available by Jonathan Neuschäfer · 7 years ago
  58. 0cc02ef arch/riscv: Remove spinlock code from atomic.h by Jonathan Neuschäfer · 7 years ago
  59. 1b1d4b7 arch/riscv: Enable unaligned load handling by Jonathan Neuschäfer · 7 years ago
  60. 47995fb arch/riscv: Remove enter_supervisor by Jonathan Neuschäfer · 7 years ago
  61. b8e67ac arch/riscv: Change all eret instructions to .word 0x30200073 (mret) by Jonathan Neuschäfer · 7 years ago
  62. 5f8cb14 spike-riscv: Look for the CBFS in RAM by Jonathan Neuschäfer · 7 years ago
  63. 455c3c9 arch/riscv: Unconditionally start payloads in machine mode by Jonathan Neuschäfer · 7 years ago
  64. 9d0cce2 riscv/bootblock.S: Register machine-mode, not supervisor-mode trap handler by Jonathan Neuschäfer · 7 years ago
  65. fefc77a arch/riscv: Show fault PC and load address on load access faults by Jonathan Neuschäfer · 7 years ago
  66. 719f9b5 arch/riscv: Move _start to the beginning of the bootblock by Jonathan Neuschäfer · 7 years ago
  67. e5f48d2 region: Add writeat and eraseat support by Antonello Dettori · 7 years ago
  68. 7105660 riscv-spike: Move coreboot to 0x80000000 (2GiB) by Jonathan Neuschäfer · 7 years ago
  69. 1282b8d arch/riscv: Compile with -mcmodel=medany by Jonathan Neuschäfer · 7 years ago
  70. f934efc arch/riscv: Add misc.c to bootblock/romstage to get udelay() by Jonathan Neuschäfer · 7 years ago
  71. a9067c6 arch/riscv: copy read/write8/16/32 from x86 by Jonathan Neuschäfer · 7 years ago
  72. 4ac8240 arch/riscv/trap_util.S: Use "li" pseudo-instruction to load a constant by Jonathan Neuschäfer · 7 years ago
  73. 5cc0ee27 build system: remove CBFSTOOL_PRE1_OPTS by Patrick Georgi · 7 years ago
  74. a6e9051 lib/coreboot_table: use the architecture dependent table size by Aaron Durbin · 7 years ago
  75. a2118a2 arch: introduce architecture dependent common variables by Aaron Durbin · 7 years ago
  76. a4db050 lib: add common write_tables() implementation by Aaron Durbin · 7 years ago
  77. 5481c96 lib/coreboot_table: add architecture hooks for adding tables by Aaron Durbin · 7 years ago
  78. d4afa93 lib/bootmem: allow architecture specific bootmem ranges by Aaron Durbin · 7 years ago
  79. 60eb2c2 arch: only print cbmem entries in one place by Aaron Durbin · 7 years ago
  80. a0546da arch: use Kconfig variable for coreboot table size by Aaron Durbin · 7 years ago
  81. 0eb1f1c arch/riscv/tables: remove confusion over write_tables() by Aaron Durbin · 7 years ago
  82. 7bd886b Change la to li (load immediate) by Ronald G. Minnich · 7 years ago
  83. fffee87 Makefile: Add build-time overlap check for programs loaded after coreboot by Julius Werner · 7 years ago
  84. f0d39c4 die() when attempting to use bounce buffer on non-i386. by Vladimir Serbinenko · 7 years ago
  85. f6ada1c lib/coreboot_table: add function to allow arch code to add records by Aaron Durbin · 7 years ago
  86. 38cd375 RISC-V: Add more debug info to debug printks by Andrew Waterman · 7 years ago
  87. f16d904 RISC-V: Make inline asm usage safer by Andrew Waterman · 7 years ago
  88. 622eea7 arches: lib: add main_decl.h for main() declaration by Aaron Durbin · 7 years ago
  89. 711455f arch/{arm64,riscv}: remove jmp_to_elf_entry() declaration by Aaron Durbin · 7 years ago
  90. ae3f302 arch: remove stage_exit() by Aaron Durbin · 7 years ago
  91. 81b09f4 Makefile: Make full use of src-to-obj macro by Nico Huber · 7 years ago
  92. ee464b1 console: Simplify bootblock console Kconfig selection logic by Alexandru Gagniuc · 7 years ago
  93. 8e442dc arch/riscv: Add missing license headers by Martin Roth · 7 years ago
  94. 7e7a4df lib: remove assets infrastructure by Aaron Durbin · 7 years ago
  95. 1cab012 build system: Add more files through cbfs-files instead of manual rules by Patrick Georgi · 7 years ago
  96. 86fc11d arm/arm64: Generalize bootblock C entry point by Julius Werner · 7 years ago
  97. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 7 years ago
  98. f47f5fb RISCV: modify arch_prog_run to handle payloads correctly. by Ronald G. Minnich · 8 years ago
  99. 08c10a9 riscv-virtual-memory: move page tables into virtual address space by Thaminda Edirisooriya · 8 years ago
  100. a47738d riscv-memlayout: fix existing memlayout issues, add sbi interface by Thaminda Edirisooriya · 8 years ago