Gitiles
Code Review Sign In
review.coreboot.org / coreboot / bfb11bec3b3fec638adf864a9b9b2cff6671fed8 / src / soc / intel / elkhartlake / chip.c
  1. bfb11be include/device/device.h: Remove CHIP_NAME() macro by Nicholas Sudsgaard · 5 months ago
  2. 8b4677f soc/intel/elkhartlake: Drop redundant PcieRpEnable by Nico Huber · 6 months ago
  3. 0b0113f device/device.h: Rename pci_domain_scan_bus by Arthur Heymans · 10 months ago
  4. a464af4 soc/intel/elkhartlake: Use common gpio.h include by Dinesh Gehlot · 1 year, 6 months ago
  5. 08769c6 soc/intel/*: Use SSDT to pass A4GB and A4GS by Arthur Heymans · 2 years, 2 months ago
  6. d9c5b14 intelblocks/pcie: Correct mapping between LCAP port and coreboot index by MAULIK V VAGHELA · 2 years, 5 months ago
  7. 7760fe4 soc/intel/elkhartlake: Add PSE TSN support by Lean Sheng Tan · 3 years ago
  8. 0c0d492 soc/intel: Replace open-coded buffer length calculation by Angel Pons · 3 years, 3 months ago
  9. 73a22ed soc/intel: Fix typo in comment by Angel Pons · 3 years, 3 months ago
  10. 2ccc0a4 soc/intel: Rename and move MISCCFG_GPIO_PM_CONFIG_BITS definition to soc/gpio.h by Subrata Banik · 3 years, 3 months ago
  11. 4742f53 soc/intel/{adl,jsl,ehl,tgl}: Remove ITSS polarity restore by Aamir Bohra · 3 years, 5 months ago
  12. cc93c6e soc/amd,intel: Drop s3_resume parameter on FSP-S functions by Kyösti Mälkki · 3 years, 6 months ago
  13. 8913b78 soc/intel: hook up new gpio device in the soc chips by Michael Niewöhner · 3 years, 7 months ago
  14. 3cf8a03 soc/intel/elkhartlake: Update PCI device definition by Tan, Lean Sheng · 3 years, 7 months ago
  15. db202ba soc/intel/common/block/lpc: add acpi name by Jonathan Zhang · 3 years, 10 months ago
  16. 05dfe31 soc/intel/elkhartlake: Do initial SoC commit till ramstage by Tan, Lean Sheng · 3 years, 11 months ago