Gitiles
Code Review Sign In
review.coreboot.org / coreboot / bfb11bec3b3fec638adf864a9b9b2cff6671fed8 / src / soc / amd / genoa_poc
  1. bfb11be include/device/device.h: Remove CHIP_NAME() macro by Nicholas Sudsgaard · 6 months ago
  2. 0079200 soc/amd: use common ACPI_SCI_IRQ definition by Felix Held · 6 months ago
  3. d9e8263 soc/amd/*/acpi: use common soc_acpi_write_tables prototype by Felix Held · 6 months ago
  4. a4a2a4f soc/amd: factor out common acpi_add_ivrs_table implementation by Felix Held · 6 months ago
  5. dc12a38 soc/amd/genoa_poc: rely less on boot state hooks by Felix Held · 6 months ago
  6. b731550 soc/amd/*: Rename Makefiles from .inc to .mk by Martin Roth · 6 months ago
  7. ce60fb1 soc/amd: factor out non-CAR romstage to common code by Felix Held · 6 months ago
  8. c8a6955 Reland "Kconfig: Bring HEAP_SIZE to a common, large value" by Patrick Georgi · 6 months ago
  9. 3b5b66d device: Add support for multiple PCI segment groups by Felix Held · 6 months ago
  10. 474c5d6 soc/amd: move IOMMU_IOAPIC_IDX define to amdblocks/ioapic.h by Felix Held · 6 months ago
  11. aab8a22 soc/amd/common/acpi: factor out common MADT code by Felix Held · 6 months ago
  12. 0f666f7 soc/amd/genoa_poc: select DEFAULT_X2APIC by Varshit Pandya · 7 months ago
  13. 9314bb6 vc/amd/opensil: add _POC suffix to SOC_AMD_OPENSIL_GENOA by Felix Held · 7 months ago
  14. d123f8d soc/amd/genoa: rename to genoa_poc by Felix Held · 7 months ago