Gitiles
Code Review Sign In
review.coreboot.org / coreboot / bde6d309dfafe58732ec46314a2d4c08974b62d4 / src / southbridge / intel / bd82x6x / sata.c
  1. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  2. 264d265 southbridge: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  3. 6d6298d ibexpeak / bd82x6x: Make SATA mode user-visible option. by Vladimir Serbinenko · 11 years ago
  4. c9fc029 bd82x6x: Add config option to force SATA link to different speeds. by Shawn Nematbakhsh · 11 years ago
  5. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  6. 16b022a Perform additional programming requirements for SATA by Stefan Reinauer · 12 years ago
  7. cfb64bd SATA: Add option to configure gen3 transmitter by Duncan Laurie · 12 years ago
  8. 9a380ab bd82x6x: Convert all PCI ID lists to new scheme by Stefan Reinauer · 12 years ago
  9. 816d081 Fix SATA port map to only enable port 0 by Stefan Reinauer · 12 years ago
  10. 8049fc9 Allow device ID arrays in the PCI driver structure by Vadim Bendebury · 12 years ago
  11. 8e07382 Add support for Intel Panther Point PCH by Stefan Reinauer · 12 years ago