Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
baf27dbaeb1f6791ebfc416f2175507686bd88ac
/
src
/
mainboard
/
emulation
/
qemu-riscv
/
Makefile.inc
46514c2
treewide: Add Kconfig variable MEMLAYOUT_LD_FILE
by Furquan Shaikh
· 4 years, 2 months ago
c4b7027
src: Remove leading blank lines from SPDX header
by Elyes HAOUAS
· 4 years, 3 months ago
6b5bc77
treewide: Remove "this file is part of" lines
by Patrick Georgi
· 4 years, 3 months ago
8dd1b21
src/: Replace GPL boilerplate with SPDX header
by Patrick Georgi
· 4 years, 3 months ago
3b618bb
mainboard/[a-f]*: Remove copyright notices
by Patrick Georgi
· 4 years, 5 months ago
934ae21
mb/emulation/qemu-riscv: Implement ipi using clint to enable smp in qemu/spike.
by Philipp Hug
· 5 years ago
2ef569a
mb/qemu-riscv: update to match current qemu version
by Philipp Hug
· 6 years ago
042772a
mb/emulation/spike-riscv: Implement mtime_init
by Jonathan Neuschäfer
· 6 years ago
99f2f11
riscv: Unify SBI call implementations under arch/riscv/
by Jonathan Neuschäfer
· 8 years ago
4247426
riscv: Use the generic src/lib/bootblock.c
by Jonathan Neuschäfer
· 8 years ago
5f8cb14
spike-riscv: Look for the CBFS in RAM
by Jonathan Neuschäfer
· 8 years ago
a47738d
riscv-memlayout: fix existing memlayout issues, add sbi interface
by Thaminda Edirisooriya
· 9 years ago
ec5e5e0
New mechanism to define SRAM/memory map with automatic bounds checking
by Julius Werner
· 10 years ago
e0e784a
Add UCB RISCV support for architecture, soc, and emulation mainboard..
by Ronald G. Minnich
· 10 years ago