Gitiles
Code Review Sign In
review.coreboot.org / coreboot / b91a0f2b83ac7816dc28cac8d3ae13a7d5576864 / src / northbridge / intel / sandybridge / northbridge.c
  1. 496f4a0 SandyBridge: Add another PCI device ID for northbridge by Walter Murphy · 12 years ago
  2. cc55b9b Define global uma_memory variables by Kyösti Mälkki · 12 years ago
  3. bb11e60 Hook up MRC cache update by Stefan Reinauer · 12 years ago
  4. 1244f4b Rework Sandybridge MRC cache handling by Stefan Reinauer · 12 years ago
  5. e166782 Clean up #ifs by Patrick Georgi · 12 years ago
  6. 0ff99b7 Modify DMI init for IvyBridge by Vincent Palatin · 12 years ago
  7. 00636b0 Add support for Intel Sandybridge CPU (northbridge part) by Stefan Reinauer · 12 years ago