Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
b8dc63bdfe04fc15553f1ea6e42583cbdaad38ac
/
src
/
soc
/
intel
/
cannonlake
/
Kconfig
b8dc63b
ic2/designware: Move Intel i2c logic to shared driver
by Chris Ching
· 7 years ago
2b96f42
soc/intel/common/fast_spi: implement spi_flash_ctrlr_protect_region()
by Aaron Durbin
· 7 years ago
75c6f4a
soc/intel/cannonlake: Make use of Intel common Graphics block
by Subrata Banik
· 7 years ago
f388561
soc/intel/cannonlake: Define default LPSS clock
by Lijian Zhao
· 7 years ago
5a283ef
soc/intel/cannonlake: Make use of Intel SPI common block
by Subrata Banik
· 7 years ago
7b2d1ae
soc/intel/cannonlake: Add DSP support
by Lijian Zhao
· 7 years ago
9bb684a
soc/intel/cannonlake: Install common i2c
by Lijian Zhao
· 7 years ago
d2c6365
soc/intel/cannonlake: Use SCS common code
by Bora Guvendik
· 7 years ago
899f5ff
soc/intel/cannonlake: Use common p2sb driver
by Lijian Zhao
· 7 years ago
9b6384c
soc/intel/cannonlake: Increase stack size from 4KiB to 8KiB
by John Zhao
· 7 years ago
c85890d
soc/intel/cannonlake: Change max root port to 16
by Lijian Zhao
· 7 years ago
b0c4cbb
soc/intel/cannonlake: Add IGD Support and pre-OS display code
by Abhay Kumar
· 7 years ago
47569cf
soc/intel/cannonlake: Use EBDA area to store cbmem_top address
by Subrata Banik
· 7 years ago
0c8237a
soc/intel/cannonlake: Change default UART number to 2
by Lijian Zhao
· 7 years ago
a06f55b
soc/intel/cannonlake: Enable MRC cache
by Lijian Zhao
· 7 years ago
4a8f45f
soc/intel/cannonlake: reduce bootblock size
by Aaron Durbin
· 7 years ago
f0eb999
soc/intel/cannonlake: Fill the SMI usage
by Lijian Zhao
· 7 years ago
a515849
soc/intel/cannonlake: Add lpc pci driver
by Lijian Zhao
· 7 years ago
fcf8820
soc/intel/cannonlake: Add FSP GOP support
by Abhay kumar
· 7 years ago
2b074d9
soc/intel/cannonlake: Add common ACPI support for CNL
by Lijian Zhao
· 7 years ago
6d7063c
soc/intel/cannonlake: Add Vboot/ChromeOS support
by Lijian Zhao
· 7 years ago
c8c741d
soc/intel/cannonlake: Define Max PCIE Root Ports
by Pratik Prajapati
· 7 years ago
69b5cdb
soc/intel/cannonlake: add gpio files to make
by Nick Vaccaro
· 7 years ago
d37ebdd
soc/intel/canonlake: Enable LPSS UART in 32bit PCI mode
by Lijian Zhao
· 7 years ago
b045d4c
soc/intel/{cannonlake,skylake}: Add active default value for UART_FOR_CONSOLE
by Subrata Banik
· 7 years ago
9027e1b
soc/intel/cannonlake: Init UPD params based on config
by Pratik Prajapati
· 7 years ago
01eda28
soc/intel/cannonlake: Add cpu.c and MP init support
by Pratik Prajapati
· 7 years ago
b3dfcb8
soc/intel/cannonlake: Enable common PMC code for CNL
by Lijian Zhao
· 7 years ago
ce4c9ec
soc/intel/cannonlake: Add Kconfig option to select UART index
by Subrata Banik
· 7 years ago
3211117
soc/intel/cannonlake: Add SPI flash controller driver
by Lijian Zhao
· 7 years ago
8465a81
soc/intel/cannonlake: Add postcar stage support
by Lijian Zhao
· 7 years ago
ae15486
soc/cannonlake: Enable SMM code for Cannon Lake
by Brandon Breitenstein
· 7 years ago
dcf99b0
soc/intel/cannonlake: Sort Kconfig for Cannonlake
by Lijian Zhao
· 7 years ago
80358a1
Revert "soc/intel/cannonlake: Add postcar stage support"
by Martin Roth
· 7 years ago
399c022
soc/intel/cannonlake: Add postcar stage support
by Lijian Zhao
· 7 years ago
a77c68a
soc/intel/cannonlake: Make ramstage relocatable
by Lijian Zhao
· 7 years ago
acfc149
soc/intel/cannonlake: Add microcode support
by Lijian Zhao
· 7 years ago
c854b49
soc/intel/cannonlake: Use common GPIO driver
by Andrey Petrov
· 7 years ago
3e2e050
soc/intel/cannonlake: Add early CPU initialization
by Andrey Petrov
· 7 years ago
8109604
soc/intel/cannonlake: Add initial dummy directory
by Lijian Zhao
· 7 years ago