Gitiles
Code Review Sign In
review.coreboot.org / coreboot / b3a8cc54dbaf833c590a56f912209a5632b71f49 / src / soc / intel / fsp_baytrail / southcluster.c
  1. 13f6650 device/mmio.h: Add include file for MMIO ops by Kyösti Mälkki · 5 years ago
  2. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  3. 2ad5971 soc: Remove unneeded include <pc80/mc146818rtc.h> by Elyes HAOUAS · 6 years ago
  4. 8a5283a src: Remove unneeded include <cbmem.h> by Elyes HAOUAS · 6 years ago
  5. d2b9ec1 src: Remove unneeded include "{arch,cpu}/cpu.h" by Elyes HAOUAS · 6 years ago
  6. 509edac soc/intel/fsp_baytrail: Get rid of device_t by Elyes HAOUAS · 6 years ago
  7. 4a83f1c src/soc: Add required space before opening parenthesis '(' by Elyes HAOUAS · 8 years ago
  8. 03b040b src/soc: Remove unnecessary whitespace before "\n" and "\t" by Elyes HAOUAS · 8 years ago
  9. ffcd939 soc/intel/fsp_baytrail: Adjust root port INT routing by Martin Roth · 9 years ago
  10. fa6014a intel/fsp_baytrail: rename include folder baytrail to include/soc by Ben Gardner · 9 years ago
  11. 7c38e1e8 Remove #ifdef checks on Kconfig symbols by Martin Roth · 9 years ago
  12. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  13. d0e212c devicetree: Discriminate device ops scan_bus() by Kyösti Mälkki · 9 years ago
  14. 7fb149d baytrail: Switch to per-device ACPI by Vladimir Serbinenko · 10 years ago
  15. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  16. 9e94dbf ACPI: Get S3 resume state from romstage_handoff by Kyösti Mälkki · 10 years ago
  17. 4104e6c x86: Fix pointer arithmetic regressions from MMIO changes by Kevin Paul Herbert · 9 years ago
  18. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  19. 59bff09 fsp_baytrail: Update function disable code by Martin Roth · 10 years ago
  20. 433659a fsp_baytrail: Add the FSP version of Intel's Bay Trail-I chip by Martin Roth · 10 years ago