Gitiles
Code Review Sign In
review.coreboot.org / coreboot / b3a8cc54dbaf833c590a56f912209a5632b71f49 / src / soc / intel / denverton_ns / romstage.c
  1. 13f6650 device/mmio.h: Add include file for MMIO ops by Kyösti Mälkki · 5 years ago
  2. bdaec07 arch/io.h: Add missing includes by Kyösti Mälkki · 5 years ago
  3. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  4. e16c9df soc/intel: Fix bad uses of __SIMPLE_DEVICE__ by Kyösti Mälkki · 6 years ago
  5. f677d17 intel: Use CF9 reset (part 2) by Patrick Rudolph · 6 years ago
  6. d44221f Move compiler.h to commonlib by Nico Huber · 6 years ago
  7. 68c851b src: Get rid of device_t by Elyes HAOUAS · 6 years ago
  8. 6ea6775 soc/{amd,intel}: Use postcar_frame_add_romcache() by Nico Huber · 6 years ago
  9. 9593e97 soc/{amd,intel}: Use CACHE_ROM_(BASE|SIZE) by Nico Huber · 6 years ago
  10. 2d0aaa7 soc/intel/denverton_ns: Fill dimm info for SMBIOS table 17 by Julien Viard de Galbert · 6 years ago
  11. 6403167 compiler.h: add __weak macro by Aaron Durbin · 6 years ago
  12. 6ee716e drivers/intel/fsp2_0: Remove fsp_find_smbios_memory_info() from FSP2.0 driver by Subrata Banik · 7 years ago
  13. f528195 soc/intel/denverton_ns: re-factor HSIO configuration by Julien Viard de Galbert · 7 years ago
  14. a404133 soc/intel/denverton_ns: Add support for Intel Atom C3000 SoC by Mariusz Szafranski · 7 years ago