Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
b3a8cc54dbaf833c590a56f912209a5632b71f49
/
src
/
soc
/
intel
/
broadwell
/
romstage
/
romstage.c
065857e
arch/io.h: Drop unnecessary include
by Kyösti Mälkki
· 5 years ago
4c7eee2
postcar: Make more use of postcar_frame_add_romcache()
by Nico Huber
· 6 years ago
c641f7e
cpu/intel/car: Prepare for C_ENVIRONMENT_BOOTBLOCK
by Kyösti Mälkki
· 6 years ago
acaa581
soc/intel: Drop romstage_after_car()
by Kyösti Mälkki
· 6 years ago
90cca54
soc/intel/broadwell: Implement postcar stage
by Arthur Heymans
· 6 years ago
8a5283a
src: Remove unneeded include <cbmem.h>
by Elyes HAOUAS
· 6 years ago
55d6238
src: Remove unneeded include <cbfs.h>
by Elyes HAOUAS
· 6 years ago
d2b9ec1
src: Remove unneeded include "{arch,cpu}/cpu.h"
by Elyes HAOUAS
· 6 years ago
45022ae
intel: Use CF9 reset (part 1)
by Patrick Rudolph
· 6 years ago
d44221f
Move compiler.h to commonlib
by Nico Huber
· 6 years ago
db70f3b
drivers/tpm: Add TPM ramstage driver for devices without vboot.
by Philipp Deppenwiese
· 6 years ago
c07f8fb
security/tpm: Unify the coreboot TPM software stack
by Philipp Deppenwiese
· 6 years ago
bc8762e
src: Fix a typo on "mtrr"
by Elyes HAOUAS
· 6 years ago
6403167
compiler.h: add __weak macro
by Aaron Durbin
· 6 years ago
d88fb36
security/tpm: Change TPM naming for different layers.
by Philipp Deppenwiese
· 7 years ago
64e2d19
security/tpm: Move tpm TSS and TSPI layer to security section
by Philipp Deppenwiese
· 7 years ago
959cab4
vboot: Remove get_sw_write_protect_state callback
by Julius Werner
· 7 years ago
e6ff159
soc/intel: add IS_ENABLED() around Kconfig symbol references
by Martin Roth
· 7 years ago
b04cc6b
chromeos / broadwell / jecht: Make save_chromeos_gpios() jecht-specific
by Julius Werner
· 7 years ago
6ef5192
soc/intel/broadwell: Fix other issues detected by checkpatch
by Lee Leahy
· 7 years ago
8a9c7dc
soc/intel/broadwell: Fix {}, () and conditional issues
by Lee Leahy
· 7 years ago
26b7cd0
soc/intel/broadwell: Fix spacing issues detected by checkpatch
by Lee Leahy
· 7 years ago
77e1399
romstage_handoff: remove code duplication
by Aaron Durbin
· 8 years ago
8cd723b
lib/prog_loaders: use common ramstage_cache_invalid()
by Aaron Durbin
· 8 years ago
9e6d143
soc/intel/broadwell: use common Intel ACPI hardware definitions
by Aaron Durbin
· 8 years ago
65e8f64
intel romstage: Use run_ramstage()
by Kyösti Mälkki
· 8 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
9796f60
coreboot: move TS_END_ROMSTAGE to one spot
by Aaron Durbin
· 9 years ago
a400327
chromeos: vboot and chromeos dependency removal for sw write protect state
by Paul Kocialkowski
· 9 years ago
f1db074
broadwell: fix typo
by Patrick Georgi
· 9 years ago
0e90dae
Move TPM code out of chromeos
by Vladimir Serbinenko
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
3e18aca
chromeos: Add missing headers
by Patrick Georgi
· 9 years ago
bd74a4b
coreboot: common stage cache
by Aaron Durbin
· 9 years ago
b2deb22
broadwell: Implement Recovery Button
by Ryan Lin
· 10 years ago
1006b10
broadwell: add ROM stage pre console init call back
by Wenkai Du
· 10 years ago
4ee4bd5
broadwell: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
a7d8ea8
broadwell: Read and save HSIO version from ME in romstage
by Duncan Laurie
· 10 years ago
4175927
baytrail broadwell: Use timestamps internal stash
by Kyösti Mälkki
· 10 years ago
3a6550d
timestamps: Switch from tsc_t to uint64_t
by Stefan Reinauer
· 11 years ago
a6354a1
broadwell: Preparations for building
by Marc Jones
· 10 years ago
6168027
broadwell: ACPI, romstage, and other updates
by Duncan Laurie
· 10 years ago
c88c54c
broadwell: add new intel SOC
by Duncan Laurie
· 10 years ago