Gitiles
Code Review Sign In
review.coreboot.org / coreboot / b3267e002e798e90ca09b11e42ea8949dccde2e7 / src / northbridge / intel / gm45 / northbridge.c
  1. b3267e0 cpu/intel: Replace bsp_init_and_start_aps() by Kyösti Mälkki · 5 years ago
  2. a1e22b8 src: Use 'include <string.h>' when appropriate by Elyes HAOUAS · 5 years ago
  3. 89989cf src: Drop unused include <arch/acpi.h> by Elyes HAOUAS · 5 years ago
  4. 065857e arch/io.h: Drop unnecessary include by Kyösti Mälkki · 5 years ago
  5. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  6. 6336d4c nb/intel/gm45: Use parallel MP init by Arthur Heymans · 7 years ago
  7. c70eed1 device: Use pcidev_on_root() by Kyösti Mälkki · 6 years ago
  8. 98a9174 device: Replace ugly cases of dev_find_slot() by Kyösti Mälkki · 6 years ago
  9. 1f4cb32 northbridge: Remove useless include <device/pci_ids.h> by Elyes HAOUAS · 6 years ago
  10. 009518e nb/intel/gm45: Correctly cache TSEG by Arthur Heymans · 6 years ago
  11. 48fa922 nb/intel/gm45/northbridge.c: Check for NULL pointers by Arthur Heymans · 6 years ago
  12. ead574e src: Get rid of duplicated includes by Elyes HAOUAS · 6 years ago
  13. 17ad459 nb/intel/*: Account for cbmem_top alignment by Arthur Heymans · 6 years ago
  14. 8908931 nb/intel/gm45: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  15. aade90e nb/intel/gm45: Use common code for SMM in TSEG by Arthur Heymans · 7 years ago
  16. e798e6a sb/intel/i82801ix: Use the common ACPI pirq generator by Arthur Heymans · 7 years ago
  17. 3de3031 {mb,nb,soc}: Remove references to pci_bus_default_ops() by Nico Huber · 6 years ago
  18. 6dcdaaf nb/intel/gm45: Get rid of device_t by Elyes HAOUAS · 7 years ago
  19. 8b76605 nb/intel/gm45: Allocate a 8M TSEG region by Arthur Heymans · 7 years ago
  20. ca3e121 nb/intel/gm45: Remove UMA alignment optimization by Nico Huber · 7 years ago
  21. 6d0c65e nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h> by Arthur Heymans · 8 years ago
  22. a6ac187 intel/gm45: Use romstage_handoff for S3 by Kyösti Mälkki · 8 years ago
  23. 9a9c8db northbridge/intel/gm45: Add space around operators by Elyes HAOUAS · 8 years ago
  24. 2dc15e9 Revert "northbridge/intel/peg: Disable unused ports" by Nico Huber · 9 years ago
  25. 0e06f5b northbridge/intel/peg: Disable unused ports by Patrick Rudolph · 9 years ago
  26. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  27. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  28. 40412c6 gm45: Don't crash if less than 4G of RAM are present. by Vladimir Serbinenko · 10 years ago
  29. 9f74462 northbridge/intel: Use DEVICE_NOOP macro over dummy symbol by Edward O'Callaghan · 10 years ago
  30. 33769a5 gm45: Convert to per-device ACPI by Vladimir Serbinenko · 10 years ago
  31. 8c22057 gm45: Declare BIOS memory as RAM. by Vladimir Serbinenko · 10 years ago
  32. 56ae8a0 gm45: Decrease MTRR usage by Vladimir Serbinenko · 10 years ago
  33. 79c4ab6 gm45: Set acpi_slp_type only once. by Vladimir Serbinenko · 10 years ago
  34. 06667a5 gm45: Move S3 detection to enable stage. by Vladimir Serbinenko · 10 years ago
  35. c862e44 northbridge/intel: Drop use of set_top_of_ram() by Kyösti Mälkki · 10 years ago
  36. 42f4651 CBMEM northbridges: Remove references to global high_tables_base by Kyösti Mälkki · 11 years ago
  37. 872c922 Fix MMCONF_SUPPORT_DEFAULT for ramstage by Kyösti Mälkki · 11 years ago
  38. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  39. fd611f9 Drop CONFIG_WRITE_HIGH_TABLES by Stefan Reinauer · 11 years ago
  40. 0aa37c4 sconfig: rename lapic_cluster -> cpu_cluster by Stefan Reinauer · 12 years ago
  41. 4aff445 sconfig: rename pci_domain -> domain by Stefan Reinauer · 12 years ago
  42. 5079a0d Remove assembly coded log2 function by Ronald G. Minnich · 12 years ago
  43. 2efc880 intel/gm45: new northbridge by Patrick Georgi · 12 years ago