Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
b1c57d1bebb6dd516afa2e85a3f8082a6c77f8ec
/
src
/
soc
/
intel
/
baytrail
/
romstage
/
Makefile.inc
b1c57d1
soc/intel/baytrail: Use non-evict CAR setup
by Arthur Heymans
· 6 years ago
06a0b56
intel/baytrail: use fmap information for code caching
by Patrick Georgi
· 8 years ago
439356f
x86: remove cpu_incs as romstage Make variable
by Aaron Durbin
· 9 years ago
565d409
baytrail: romstage: Add function to check SW WP status for vboot
by Shawn Nematbakhsh
· 10 years ago
fd039f7
baytrail: disable tco timer
by Aaron Durbin
· 11 years ago
ecf9086
baytrail: initialize graphics before MRC
by Aaron Durbin
· 11 years ago
9a7d7bc
baytrail: add initial support
by Aaron Durbin
· 11 years ago