Gitiles
Code Review Sign In
review.coreboot.org / coreboot / adda3f810fd8202194b698d9fa06212a93ce81fb / src / northbridge / intel / sandybridge / raminit_common.c
  1. adda3f81 nb/intel/sandybridge: Add required space before opening parenthesis '(' by Elyes HAOUAS · 6 years ago
  2. 6af8aab nb/intel/sandybridge/raminit: Fix setting scramble seed for CH1 by Arthur Heymans · 7 years ago
  3. ac4f216 nb/intel/sandybridge: Refactor dram_dimm_mapping() by Nico Huber · 7 years ago
  4. b794a69 nb/intel/sandybridge/raminit: Add Kconfig option for fuses by Patrick Rudolph · 7 years ago
  5. 58d16af nb/intel/sandybridge/raminit: Fix dual DIMM command rate by Patrick Rudolph · 7 years ago
  6. abc504f nb/intel/sandybridge: Use macros to determine min and max of timA by Arthur Heymans · 7 years ago
  7. 19c3dad nb/intel/sandybridge/raminit: Fix odt stretch by Patrick Rudolph · 8 years ago
  8. 368b615 nb/intel/sandybridge/raminit: Reduce log level by Patrick Rudolph · 8 years ago
  9. 3c8cb97 nb/intel/sandybridge/raminit: Fix normalize_training by Patrick Rudolph · 8 years ago
  10. 413edc8 nb/intel/sandybridge/raminit: Add debugging output by Patrick Rudolph · 8 years ago
  11. d45114f intel PCI ops: Remove explicit PCI MMCONF access by Kyösti Mälkki · 11 years ago
  12. fd5fa2a nb/intel/sandybridge/raminit: Split raminit.c by Patrick Rudolph · 8 years ago