Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
a911b758482025d46e132eeb2ed0279b65692075
/
src
/
mainboard
/
intel
/
archercity_crb
4e5655a
Xeon-SP boards: Factor out OCP VPD `get_cxl_mode()` impl
by Angel Pons
· 3 months ago
c2ed5ea
soc/intel/xeon_sp: Move get_cxl_mode out of soc/util.h
by Shuo Liu
· 3 months ago
f2ac23f
mb/intel/archercity_crb: Fix build for specific configurations
by Patrick Rudolph
· 4 months ago
45a670d
soc/intel/xeon_sp: Move VPD based settings to mainboard codes
by Shuo Liu
· 4 months ago
a0aff6e
soc/intel/xeon_sp: Add get_cxl_mode
by Shuo Liu
· 4 months ago
2f9a579
soc/intel/xeon_sp: Remove MAINBOARD_USES_FSP2_0
by Shuo Liu
· 4 months ago
41a8997
mb/getac to mb/intel: Add SPDX license headers to Kconfig files
by Martin Roth
· 6 months ago
7a593ab
soc/intel/xeon_sp/smihandler: Lock SMM_FEATURE_CONTROL on all sockets
by Patrick Rudolph
· 7 months ago
403d4a9
mb/hp to mb/kontron: Rename Makefiles from .inc to .mk
by Martin Roth
· 7 months ago
5b87a85
mb/intel/archercity_crb: Set SMM console log level via VPD
by Johnny Lin
· 1 year, 7 months ago
148d6f9
mb/intel/archercity_crb: call soc soc_config_iio to configure IIO UPD
by Johnny Lin
· 1 year, 1 month ago
8ebd8cc
mainboard: Add SPDX license headers to Makefiles
by Martin Roth
· 1 year ago
b7dc12d
mb/intel/archercity_crb: Add EWL Hob processing for MRC error
by Johnny Lin
· 1 year, 3 months ago
aaab656
mb/intel: Add 2 SPR sockets CRB Archer City
by Jonathan Zhang
· 1 year, 8 months ago