Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
a6914d2343ba5c4aa676d27547fc33571c69e4f0
/
src
/
soc
/
intel
/
skylake
/
Kconfig
a6914d2
soc/intel/skylake: align chromium Chrome OS config
by Aaron Durbin
· 8 years ago
e4cc8cd
soc/intel/skylake: use SPI flash boot_device_rw() for ealy stages
by Aaron Durbin
· 8 years ago
e8e118d
Kconfig: introduce writable boot device notion
by Aaron Durbin
· 8 years ago
3ad6356
soc/intel/skylake: Correct Cache as ram size
by Rizwan Qureshi
· 8 years ago
e56191e
soc/intel/skylake: don't include all SPI flash drivers
by Aaron Durbin
· 8 years ago
16246ea
chromeos chipsets: select RTC usage
by Aaron Durbin
· 8 years ago
b168db7
intel/skylake: Fix UART build options
by Furquan Shaikh
· 8 years ago
e4a8537
soc/intel/skylake: Add C entry bootblock support
by Subrata Banik
· 8 years ago
68d5d8b
soc/intel/skylake: Do cache as ram and prepare for C entry
by Subrata Banik
· 8 years ago
2a12e2e
vboot: Separate vboot from chromeos
by Furquan Shaikh
· 8 years ago
b8257df
intel/skylake: Select VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT
by Furquan Shaikh
· 8 years ago
610a33a
skylake: Move CHROMEOS config to SoC
by Furquan Shaikh
· 8 years ago
e0a4914
soc/intel/skylake: use common Intel ACPI hardware definitions
by Aaron Durbin
· 8 years ago
c14a1a9
soc/intel/{common,skylake}: provide common NHLT SoC support
by Aaron Durbin
· 8 years ago
4001f24
skylake: Support common LPSS I2C driver
by Duncan Laurie
· 8 years ago
205ed2d
skylake: Add function to set PRR for protecting flash
by Duncan Laurie
· 8 years ago
f5ff854
soc/intel: indicate to build system that XIP_ROM_SIZE isn't used
by Aaron Durbin
· 8 years ago
d87c7bc
cpu/x86: remove BACKUP_DEFAULT_SMM_REGION option
by Aaron Durbin
· 8 years ago
8c09377
timestamp: Remove HAS_PRECBMEM_TIMESTAMP_REGION Kconfig
by Julius Werner
· 9 years ago
59ff340
Kconfig: Move defaults for CBFS_SIZE
by Martin Roth
· 9 years ago
b00ddec
Kconfig: indent with tabs, not spaces.
by Martin Roth
· 9 years ago
fbdc719
intel/skylake: Implement native Cache-as-RAM (CAR)
by Subrata Banik
· 9 years ago
086730b
intel/skylake: Add kconfig option to skip Native SD Controller
by Subrata Banik
· 9 years ago
ed8a723
intel/skylake: add nhlt support
by Aaron Durbin
· 9 years ago
55b147d
soc/intel/skylake: Remove obsolete Kconfig symbols
by Martin Roth
· 9 years ago
8346aca
Kconfig: Remove obsolete Kconfig symbols from google/intel boards
by Martin Roth
· 9 years ago
d5855ec
FSP1_1: Always use common code
by Lee Leahy
· 9 years ago
94b856e
FSP 1.1: Move common FSP code
by Lee Leahy
· 9 years ago
1d77c72
intel/kunimitsu FAB3: Configure LPC to Quiet Mode.
by pchandri
· 9 years ago
ba69c77
skylake: ajdust cache-as-ram region to 64KiB
by Aaron Durbin
· 9 years ago
715a18e
drivers/uart/Kconfig: Select 8250 mem when 8250 mem32 is enabled
by Alexandru Gagniuc
· 9 years ago
387084c
skylake: select HAVE_INTEL_FIRMWARE
by Aaron Durbin
· 9 years ago
a1c8b34d
skylake: Use common ACPI _SWS code
by Duncan Laurie
· 9 years ago
87582d1
intel/skylake: HAVE_UART_MEMORY_MAPPED doesn't exist anymore
by Patrick Georgi
· 9 years ago
3953e39
x86: bootblock: remove linking and program flow from build system
by Aaron Durbin
· 9 years ago
27fea06
soc/intel: Fix dependency of CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM
by Alexandru Gagniuc
· 9 years ago
4093148
Kconfig: Don't 'select' options based on PAYLOAD_SEABIOS
by Alexandru Gagniuc
· 9 years ago
b95fc30
Fix Kconfig: ALWAYS_LOAD_OPROM has unmet dependency VGA_ROM_RUN
by Martin Roth
· 9 years ago
1afcb23
soc/intel/skylake/Kconfig: Fix recursive Kconfig dependency
by Martin Roth
· 9 years ago
ffdf901
skylake: provide native gpio functionality
by Aaron Durbin
· 9 years ago
e33a172
skylake: fix serial port with new code base
by Aaron Durbin
· 9 years ago
2ca12740
skylake: remove CBFS_SIZE option in SoC directory
by Aaron Durbin
· 9 years ago
b10f42b
skylake: Rework microcode include path
by Duncan Laurie
· 9 years ago
31be8e4
skylake: Fix building without serial console
by Duncan Laurie
· 9 years ago
f82758a
Glados: Update Serial IO modes in devicetree
by Naveen Krishna Chatradhi
· 9 years ago
5c56ce1
Skylake: Only support UART2 as debug port, clean up the rest
by Naveen Krishna Chatradhi
· 9 years ago
27d153c
skylake: re-enable PCIe L1 sub states
by Aaron Durbin
· 9 years ago
1d14b3e
soc/intel: Add Skylake SOC support
by Lee Leahy
· 9 years ago
b000513
soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC
by Lee Leahy
· 9 years ago