Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
a50ced2eba20a007fa5b486c251c252ad09868cf
« Previous
4c72d36
Remove extra newlines from the end of all coreboot files.
by Martin Roth
· 8 years ago
4b48ed8
buildgcc: Apply patches with -p1
by Nico Huber
· 8 years ago
828e73e
intel/wifi: Include conditionally in the build
by Kyösti Mälkki
· 8 years ago
783d0c1
bayou: delete pbuilder utility
by Antonello Dettori
· 8 years ago
28434a9
util/chromeos: Make scripts executable
by Stefan Reinauer
· 8 years ago
cf05183
mainboard/bap/ode_e21XX: Add board support
by Fabian Kunkel
· 8 years ago
171e2c9
mainboard/bap/ode_e21XX: Add copy of amd/olivehillplus
by Fabian Kunkel
· 8 years ago
b0f8151
chromeos mainboards: remove chromeos.asl
by Aaron Durbin
· 8 years ago
212820c
google/reef: Use GPE0_DW1_15 as wake signal for touchpad
by Furquan Shaikh
· 8 years ago
6e37e90
soc/intel/apollolake: Include gpe.h in chip.h
by Furquan Shaikh
· 8 years ago
ce37e47
skylake: fix VSDIO is at 0.8V when SDCard is not inserted
by Zhuo-hao.Lee
· 8 years ago
ec2947f
soc/intel/apollolake: Remove PEIM GFX from normal mode and S3 resume
by Abhay Kumar
· 8 years ago
3707fc2
google/gru & kevin: Update DRAM configuration
by Lin Huang
· 8 years ago
df5ead9
rockchip/rk3399: sdram: correct controller vref setting
by Lin Huang
· 8 years ago
47bd2d9
drivers/intel/fsp2_0: Update the copyrights
by Lee Leahy
· 8 years ago
ab88c7d
google/reef: Write protect GPIO relative to bank offset
by Susendra Selvaraj
· 8 years ago
df12d19
soc/intel/apollolake: Update FSP Header files for version 146_30
by Brandon Breitenstein
· 8 years ago
fde3275
Makefile: Include $(top) in DOTCONFIG definition to allow override
by Paul Kocialkowski
· 8 years ago
aad4587
viatool/quirks: Add newline to end of file
by Paul Menzel
· 8 years ago
2b119b3
checkpatch: add .checkpatch.conf
by Martin Roth
· 8 years ago
cd9e1e4
intel/apollolake: Update gnvs for dptf
by Shaunak Saha
· 8 years ago
5dd2b18
intel/apollolake: Add soc specific DPTF values
by Shaunak Saha
· 8 years ago
44887c3
intel/common: Add ASL code for DPTF
by Shaunak Saha
· 8 years ago
e513878
Documentation: Capitalize RAM, ROM and ACPI
by Elyes HAOUAS
· 8 years ago
2098778
intel/common/opregion.c: only write 16 bytes to 16 byte field
by Martin Roth
· 8 years ago
8e63017
arch/riscv: Refactor bootblock.S
by Jonathan Neuschäfer
· 8 years ago
62bd9f9
arch/riscv: Only initialize virtual memory if it's available
by Jonathan Neuschäfer
· 8 years ago
0cc02ef
arch/riscv: Remove spinlock code from atomic.h
by Jonathan Neuschäfer
· 8 years ago
a90f41b
intel/fsp1_1: Add C entry support to locate FSP Temp RAM Init
by Subrata Banik
· 8 years ago
89f6d60
skylake/devicetree: Add LPC EC decode range
by Subrata Banik
· 8 years ago
50b9258
skylake/mainboard: Define mainboard hook in bootblock
by Subrata Banik
· 8 years ago
e4a8537
soc/intel/skylake: Add C entry bootblock support
by Subrata Banik
· 8 years ago
68d5d8b
soc/intel/skylake: Do cache as ram and prepare for C entry
by Subrata Banik
· 8 years ago
e3e2bb0
util: Correct typo in MSR_EBC_SOFT_POWERON
by Elyes HAOUAS
· 8 years ago
7ab98fb
util/msrtool: update register for Pentium4_later
by Elyes HAOUAS
· 8 years ago
e5a5084
msrtool/README: Remove trailing spaces
by Elyes HAOUAS
· 8 years ago
3339861
soc/intel/skylake: Use init_vbnv_cmos from vboot vbnv
by Furquan Shaikh
· 8 years ago
0faf401
soc/intel/broadwell: Use init_vbnv_cmos from vboot vbnv
by Furquan Shaikh
· 8 years ago
baf88d3
chromeos/gnvs: Clean up use of vboot handoff
by Furquan Shaikh
· 8 years ago
0d9cd92
chromeos: Clean up elog handling
by Furquan Shaikh
· 8 years ago
c66a026
google/urara: Provide dummy implementations of rec/dev functions
by Furquan Shaikh
· 8 years ago
faf07a8
qualcomm/gale: Add required files to enable elog in ramstage
by Furquan Shaikh
· 8 years ago
a7f11b8
qualcomm/storm: Add required files to enable elog in ramstage
by Furquan Shaikh
· 8 years ago
01ac811
i2c/ww_ring: Add ww_ring files to ramstage
by Furquan Shaikh
· 8 years ago
18b02c5
google/chromeos: Use vboot bootmode functions for elog add boot reason
by Furquan Shaikh
· 8 years ago
0325dc6
bootmode: Get rid of CONFIG_BOOTMODE_STRAPS
by Furquan Shaikh
· 8 years ago
2a12e2e
vboot: Separate vboot from chromeos
by Furquan Shaikh
· 8 years ago
af8ef2a
drivers/intel/fsp2_0: Update MRC cache with dead version in recovery
by Furquan Shaikh
· 8 years ago
c319737
soc/intel/common: Store MRC data in next available slot in the cache
by Furquan Shaikh
· 8 years ago
bc24b85
mainboard/google/slippy: remove unobtainable mainboard
by Aaron Durbin
· 8 years ago
139314b
mainboard/google/bolt: remove unobtainable mainboard
by Aaron Durbin
· 8 years ago
60cc75d
soc/intel/apollolake: Disable monitor mwait
by Bora Guvendik
· 8 years ago
4611451
Rename VB_SOURCE to VBOOT_SOURCE for increased clarity
by Paul Kocialkowski
· 8 years ago
94938fb
chromeec: Use CHROMEEC_SOURCE with fallback instead of hardcoding path
by Paul Kocialkowski
· 8 years ago
5f4b4c4
arch/x86: Add bootblock and postcar support for SOC MTRR access
by Lee Leahy
· 8 years ago
ae738ac
cpu/x86: Support CPUs without rdmsr/wrmsr instructions
by Lee Leahy
· 8 years ago
7c2e539
nb/intel/x4x: Fix CAS latency detection and max memory detection
by Damien Zammit
· 8 years ago
40d9349
device: include devicetree in bootblock stage
by Aaron Durbin
· 8 years ago
9cbc90a
soc/nvidia/tegra124: remove cache_policiy option
by Aaron Durbin
· 8 years ago
aa3e8a8
drivers/intel/fsp2_0/header_util: Convert UPD headers
by Lee Leahy
· 8 years ago
c7dfbe2
google/oak: dsi: set mipi pin driving control on
by Martin Roth
· 8 years ago
700b039
meditek/mt8173: dsi: set mipi pin driving control on
by Jitao Shi
· 8 years ago
4cfde2a
arch/x86: Generate a map file for the postcar stage
by Lee Leahy
· 8 years ago
99f1b2f
arch/x86: Organize ramstage to match other stages
by Lee Leahy
· 8 years ago
e82b505
arch/x86: Move romstage files into romstage section
by Lee Leahy
· 8 years ago
a749150
arch/x86: Move postcar stage commands into place
by Lee Leahy
· 8 years ago
49d2330
drivers/elog: put back 4KiB limit
by Aaron Durbin
· 8 years ago
dc4820b
intel car: Use MTRR WRPROT type for XIP cache
by Kyösti Mälkki
· 8 years ago
9551bed
intel sandy/ivy: Redefine DCACHE_RAM_SIZE and DCACHE_RAM_MRC_VAR_SIZE
by Kyösti Mälkki
· 8 years ago
d950f51
lib: Don't require ULZMA compression for postcar
by Lee Leahy
· 8 years ago
27cd96a
drivers/intel/fsp2_0: Enable XIP romstage with loaded FSP-M
by Lee Leahy
· 8 years ago
e2422e3
src/lib: Enable display of cbmem during romstage and postcar
by Lee Leahy
· 8 years ago
3eabe6e
drivers/uart: Enable debug serial output during postcar
by Lee Leahy
· 8 years ago
b8257df
intel/skylake: Select VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT
by Furquan Shaikh
· 8 years ago
7c7b291
intel/apollolake: Select VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT
by Furquan Shaikh
· 8 years ago
9dc00ef
rockchip/rk3399: set CA drive strength to 48ohms
by Lin Huang
· 8 years ago
de110ee
google/gru: Change UART _Static_assert() condition to #if
by Julius Werner
· 8 years ago
85aa135
google/chromeos: Add support for saving recovery reason across reboot
by Furquan Shaikh
· 8 years ago
041bc76
google/gale: Fix board ID and GPIO config.
by Kan Yan
· 8 years ago
8edfc1c
lib/bootmode: Use newly-add recovery module
by Furquan Shaikh
· 8 years ago
6d448e3
google/chromeos: Add recovery module in vboot2
by Furquan Shaikh
· 8 years ago
a6c5ddd
vboot: Clean up vboot code
by Furquan Shaikh
· 8 years ago
610a33a
skylake: Move CHROMEOS config to SoC
by Furquan Shaikh
· 8 years ago
87b1bcc
apollolake: Move CHROMEOS config to SoC
by Furquan Shaikh
· 8 years ago
b1b465f
intel/amenia: Add chromeos.c to verstage
by Furquan Shaikh
· 8 years ago
5dd6a91
google/jecht: Increase RO coreboot size on flash
by Daisuke Nojiri
· 8 years ago
168eb6a
Makefile: Add uCode binary to FIT
by Subrata Banik
· 8 years ago
1e4c091
google/reef: Enable PS/2 keyboard driver by default
by Duncan Laurie
· 8 years ago
2c29d34
soc/intel/apollolake: ensure usb port 0 is in host mode
by Aaron Durbin
· 8 years ago
5d208ff
drivers/elog: remove elog Kconfig variables
by Aaron Durbin
· 8 years ago
e9a9c6a
intel/haswell: Remove useless MTRR clear
by Kyösti Mälkki
· 8 years ago
3f22abb
intel/haswell post-car: Minor fix on MTRR setting
by Kyösti Mälkki
· 8 years ago
b37d01d3
intel/haswell: Add asmlinkage for romstage_after_car()
by Kyösti Mälkki
· 8 years ago
a38677b
cpu/x86/mtrr: correct variable MTRR calculation around 1MiB boundary
by Aaron Durbin
· 8 years ago
9d29c3c
intel/amenia: Write protect GPIO relative to bank offset
by sselvar2
· 8 years ago
df7ad44
soc/intel/apollolake: Correct the gpio bank irq
by Jagadish Krishnamoorthy
· 8 years ago
cc19806
amd/agesa/f16kb: Allow SATA Gen3
by Fabian Kunkel
· 8 years ago
fc4c15b
google/reef: Update gpio config for audio
by Sathyanarayana Nujella
· 8 years ago
48f662d
soc/intel/apollolake: clarify meaning of LPDDR4 density meaning
by Aaron Durbin
· 8 years ago
dd8ed42
mainboard/google/reef: indicate dual rank LPDDR4 skus
by Aaron Durbin
· 8 years ago
Next »