Gitiles
Code Review Sign In
review.coreboot.org / coreboot / a50ced2eba20a007fa5b486c251c252ad09868cf / src
  1. 78efc4c remove CONFIG_SERIAL_CPU_INIT by Sven Schnelle · 12 years ago
  2. 042c146 Use broadcast SIPI to startup siblings by Sven Schnelle · 12 years ago
  3. 9ed1456 Intel CPUs: execute microcode update only once per core by Kyösti Mälkki · 12 years ago
  4. f03dff7 X60/T60: fix mptable LINT entries by Sven Schnelle · 12 years ago
  5. 72f35a6 Add Supermicro X7DB8 motherboard by Sven Schnelle · 12 years ago
  6. 1f20da7 i3100: add smbus_write_byte() by Sven Schnelle · 12 years ago
  7. e4cece0 Add an option for Waiting for gdb connection if the gdb stub configuration is chosen. by Denis 'GNUtoo' Carikli · 12 years ago
  8. dab6bfe i3100: Enable second IOAPIC for PCI-X by Sven Schnelle · 12 years ago
  9. 904a0ec Don't use 64-bit constant 0x100000000 in linker scripts by Nico Huber · 12 years ago
  10. 1454685 i5000: fix another typo by Sven Schnelle · 12 years ago
  11. 39b47d2 i5000: fix typos by Sven Schnelle · 12 years ago
  12. edac28c Enable Intel PECI on Model 6fx CPUs by Sven Schnelle · 12 years ago
  13. 1a7a7e6 i5000: enforce hard reset by Sven Schnelle · 12 years ago
  14. ec6f043 llshell: fix build without romcc by Denis 'GNUtoo' Carikli · 12 years ago
  15. 9aa4389 Update SB800 CIMX FADT by Martin Roth · 12 years ago
  16. 0860e72 udelay: add missing bus frequency by Sven Schnelle · 12 years ago
  17. 7250f03 Enable CONFIG_GFXUMA for roda/rk886ex by Nico Huber · 12 years ago
  18. ee8a9f6c Initializer of a static member in union. by zbao · 12 years ago
  19. 7c2d058 Fix the location of "Setting variable MTRR" printk. by Denis 'GNUtoo' Carikli · 12 years ago
  20. 3b3a1a1 Provide functions to access arbitrary GPIO pins and vectors by Vadim Bendebury · 12 years ago
  21. 691c9f0 Add support for Panther Point to SPI driver by Stefan Reinauer · 12 years ago
  22. 68b5da0e Use ld manually when compiling with clang by Patrick Georgi · 12 years ago
  23. bb31f3a Drop config variable CPU_MODEL_INDEX by Stefan Reinauer · 12 years ago
  24. 14b23a6 Fix compilation with CONFIG_DEBUG_SPI_FLASH enabled by Stefan Reinauer · 12 years ago
  25. 71695d8 Fix full reset for Ivy Bridge platforms by Vadim Bendebury · 12 years ago
  26. 984f954 ChromeOS: Remove remnants of FDT support by Stefan Reinauer · 12 years ago
  27. 88fc0b9 Sandybridge: Remove remnants of FDT support from MRC cache code by Stefan Reinauer · 12 years ago
  28. 6e901fd Sandybridge: Fix MRC cache calculation by Stefan Reinauer · 12 years ago
  29. 206c890 Enable USE_OPTION_TABLE for ThinkPad X60 by Motiejus Jakštys · 12 years ago
  30. bfff6de Implement %zu / %zd in printk by Stefan Reinauer · 12 years ago
  31. 56c7dc7 Move subsystem IDs to devicetree.cb by Stefan Reinauer · 12 years ago
  32. 5649b08 Reduce default verbosity of SPI flash drivers by Stefan Reinauer · 12 years ago
  33. 8ea5a34 Fix printk types in SPI flash drivers by Stefan Reinauer · 12 years ago
  34. 872e74d Fix typo on Persimmon #if CONFIG_HAVE_ACPI_RESUME by Marc Jones · 12 years ago
  35. 0e740d3 Fix size_t for certain versions of GCC by Stefan Reinauer · 12 years ago
  36. f026912 Converted the FRAMEBUFFER_VESA_MODE to a choice. by Steve Goodrich · 12 years ago
  37. 2f00ce3 cbtypes.h: Unify cbtypes.h used in AMD board's code by Vikram Narayanan · 12 years ago
  38. ad422c0 Fix Persimmon build without S3. by Marc Jones · 12 years ago
  39. ba3711c Fix fadt legacy free setting. by Marc Jones · 12 years ago
  40. 762aa3e Change the name of the romstage bootblock.ld by Marc Jones · 12 years ago
  41. 49fe74b Fix Cygwin bootblock generation by Marc Jones · 12 years ago
  42. c2dff7f Pass IASL to SeaBIOS by Marc Jones · 12 years ago
  43. 20959ba SPI driver: style fix by Patrick Georgi · 12 years ago
  44. 7c9ef4f Add legacy free setting and override to fadt.c by Marc Jones · 12 years ago
  45. b547c4f Merge sb800 fadt fixes from South Station mainboard to southbridge fadt. by Marc Jones · 12 years ago
  46. bb11e60 Hook up MRC cache update by Stefan Reinauer · 12 years ago
  47. 1244f4b Rework Sandybridge MRC cache handling by Stefan Reinauer · 12 years ago
  48. 1c56d9b Add SPI flash driver by Stefan Reinauer · 12 years ago
  49. a495335 CIMx: Allow #define LEGACY_FREE overrides by Martin Roth · 12 years ago
  50. 923d200 Unmark source files as executables by Alec Ari · 12 years ago
  51. 5db1f46 Integrate MA785GM-US2H to Kconfig by Alec Ari · 12 years ago
  52. 76cfcbc Move fadt.c to the cimx sb800 southbridge directory to be shared. by Marc Jones · 12 years ago
  53. 7b860ed Add simple PMIO & PMIO2 read/write routines to CIMX wrapper by Martin Roth · 12 years ago
  54. 4781800 Don't loop infinitely long on serial comm failures by Stefan Reinauer · 12 years ago
  55. f8f0062 Some more #if cleanup by Patrick Georgi · 12 years ago
  56. c0e16e7 Add config_enabled() from Linux by Patrick Georgi · 12 years ago
  57. e166782 Clean up #ifs by Patrick Georgi · 12 years ago
  58. fe42218 Make CBFS output more consistent by Stefan Reinauer · 12 years ago
  59. 872eb79 siemens/sitemp_g1p1: Drop debug code by Patrick Georgi · 13 years ago
  60. 2e2a68b roda/rk886ex: Expose VGA devices in devicetree by Patrick Georgi · 12 years ago
  61. 8a36634 Don't pre-enable SATA AHCI in romstage.c by Stefan Reinauer · 12 years ago
  62. d4bacf9 Print some useful debugging information in PSS table creation by Stefan Reinauer · 12 years ago
  63. 6870f0c Make creation of CBMEM_ID_RESUME_SCRATCH depending on Agesa by Stefan Reinauer · 12 years ago
  64. f125d80 Add missing newline to printk in Sandybridge init code by Stefan Reinauer · 12 years ago
  65. cabc804 Tell CBMEM pretty printer about MRC cache by Stefan Reinauer · 12 years ago
  66. 3b5a9ed Fix register corruption during Intel Microcode update by Stefan Reinauer · 12 years ago
  67. 8bec7fb ChromeOS: drop unused debug header description by Stefan Reinauer · 12 years ago
  68. adc05c1 Make Intel i5000 specific options only appear on i5000 systems by Stefan Reinauer · 12 years ago
  69. 252111d Don't include console.h in microcode.c when compiling with ROMCC by Stefan Reinauer · 12 years ago
  70. cafedcf Strip quotes from Sandybridge MRC blob by Stefan Reinauer · 12 years ago
  71. 7a3f36a Sandybridge: Display platform information early by Vadim Bendebury · 12 years ago
  72. 4aca5d7 Fix issue with PCIe power management setup by Duncan Laurie · 12 years ago
  73. b9fe01c Add an option to enable PCIe root port coalescing by Duncan Laurie · 12 years ago
  74. c323036 Update PCIe Root Port _PRT to handle re-mapped functions by Duncan Laurie · 12 years ago
  75. 2c41c40 Drop CONFIG_MAX_PHYSICAL_CPUS on non-AMD boards by Stefan Reinauer · 12 years ago
  76. 816d081 Fix SATA port map to only enable port 0 by Stefan Reinauer · 12 years ago
  77. 8508cff Update Ivybridge GT power meter tables by Duncan Laurie · 12 years ago
  78. dd585b8 Update ivybridge graphics initialization by Duncan Laurie · 12 years ago
  79. c908fc7 Fix TPM driver to work with multiple vendor TPMs by Stefan Reinauer · 12 years ago
  80. 95be1d6 Don't disable ACPI in the S3 resume path by Duncan Laurie · 12 years ago
  81. 7b508dd Only send ME Dram Init Done message on Sandybridge by Duncan Laurie · 12 years ago
  82. 0ff99b7 Modify DMI init for IvyBridge by Vincent Palatin · 12 years ago
  83. 459b777 add new LPC controller device ID value by Vadim Bendebury · 12 years ago
  84. 8049fc9 Allow device ID arrays in the PCI driver structure by Vadim Bendebury · 12 years ago
  85. 599e204 Clean up Emerald Lake 2 mainboard directory by Gabe Black · 12 years ago
  86. 8172d0b Allow more CPU cores on Emerald Lake 2 CRB by Stefan Reinauer · 12 years ago
  87. f40a259 Set up ChromeOS dev mode, recovery, and write protect GPIOs on Emerald Lake 2. by Gabe Black · 12 years ago
  88. e6063fe Fix Sandybridge/Ivybridge mainboards according to code review by Stefan Reinauer · 12 years ago
  89. a1155b4 Move VSA support from x86 to Geode by Patrick Georgi · 12 years ago
  90. 0909d86 Support adding stages with cbfs-files by Patrick Georgi · 12 years ago
  91. 943ddce Make geode_lx use the vsa from blobs repository by Patrick Georgi · 12 years ago
  92. 5fe7a20 Set up the Emerald Lake 2 SMI and SCI sources based on the schematic. by Gabe Black · 12 years ago
  93. 7e9b9d8 Add Kconfig options to handle the blobs repository by Patrick Georgi · 12 years ago
  94. e1ae4b2 Add support for Sandybridge base Samsung ChromeBox by Stefan Reinauer · 12 years ago
  95. 155e9b5 Add support for Sandybridge based Samsung ChromeBook by Stefan Reinauer · 12 years ago
  96. 6651da3 Add support for Intel Emerald Lake 2 CRB by Stefan Reinauer · 12 years ago
  97. c31384e Fix up Sandybridge C state generation code by Stefan Reinauer · 12 years ago
  98. f69b468 acpigen: make acpigen_write_CST_package_entry non-static by Stefan Reinauer · 12 years ago
  99. 6ea86b1 Sandybridge: Temporarily disable MRC cache finding code by Stefan Reinauer · 12 years ago
  100. 35555167 acpi: Add defines for functional fixed hardware by Stefan Reinauer · 12 years ago