Gitiles
Code Review Sign In
review.coreboot.org / coreboot / a50ced2eba20a007fa5b486c251c252ad09868cf / src / mainboard / emulation / qemu-riscv / romstage.c
  1. e4f3e7a romstages: use common run_ramstage() by Aaron Durbin · 9 years ago
  2. e0e784a Add UCB RISCV support for architecture, soc, and emulation mainboard.. by Ronald G. Minnich · 10 years ago