Gitiles
Code Review Sign In
review.coreboot.org / coreboot / a50ced2eba20a007fa5b486c251c252ad09868cf
  1. 11ac1cf Mark non-returning function as noreturn to help some compiler versions by Patrick Georgi · 13 years ago
  2. 6eb6a7c libpayload: Add more libpci-compatibility (#defines) by Patrick Georgi · 13 years ago
  3. fb2d29e libpayload: Implement pci_cleanup() by Patrick Georgi · 13 years ago
  4. d08996e libpayload: Implement ffs() by Patrick Georgi · 13 years ago
  5. fa622fc Some more standard types and defines (libpayload) by Patrick Georgi · 13 years ago
  6. b1eab14 Add lib/ to the default library path of lpgcc, so -l works by Patrick Georgi · 13 years ago
  7. d175f44 add functions to set Subsystem Vendor/Device to rl5c746 by Sven Schnelle · 13 years ago
  8. b671172 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  9. 6bdc83b Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  10. 061c89e Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  11. c313210 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  12. 6276b6f Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  13. 82b241a Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  14. 5bcedee Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  15. ce62350 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  16. e80ce0a Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  17. 26f97d2 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  18. 19245c9 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  19. 9cbcf1a Kino devicetree.cb SIO PNP devices were not matched up with the by Marc Jones · 13 years ago
  20. e485aa4 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  21. 6fcc961 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  22. 1f93fea Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  23. 0e5d3e1 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  24. adb23a5 Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  25. 1f4fffb Prepare for next patches (Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  26. f7ef421 Prepare for next patches (Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  27. d26e5e6 Prepare for next patches (Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  28. 40f9b4b0 Prepare for next patches (Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  29. 1d80e51 Prepare for next patches (Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  30. 9683b1d Prepare for next patches (Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  31. a5cbd25 Prepare for next patches (Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  32. d729459 Prepare for next patches (Improving BKDG implementation of P-states, by Xavi Drudis Ferran · 13 years ago
  33. 70a3733 Add 300 MHz and 500 MHz HT frequency limits by Xavi Drudis Ferran · 13 years ago
  34. 4c28a6f Make AMD Fam10h CPU microcode updates optional in Expert mode by Xavi Drudis Ferran · 13 years ago
  35. 837403d Following patch fills in the callbacks for PCIe x16 resets. This board uses GPM8,GPM9 as reset toggles. by Rudolf Marek · 13 years ago
  36. 656060d Correct error in ASRock E350M1 commit that breaks build for ASRock 939a785gmh. by Scott Duplichan · 13 years ago
  37. 63896e7 Add support for the ASRock E350M1, an AMD family 14h Fusion board. by Scott Duplichan · 13 years ago
  38. 199c694 It adds support for automatic PSS object generation for AMD pre fam Fh CPU. Those CPUs require a hardcoded table, which I managed to rewrite during one particularly boring flight. Too pity it is only for Opteron CPUs. Someone needs to finish the second PDF for All others Athlons and Semprons. by Rudolf Marek · 13 years ago
  39. ed1d116 Add compile-time defaults to some K8 CMOS options in case they're absent in CMOS by Josef Kellermann · 13 years ago
  40. 855224b Add new option 'sata_mode' to CMOS and 'SATA_MODE' to Kconfig for AMD SB600 by Josef Kellermann · 13 years ago
  41. 20bd196 Tyan/s2735 doesn't need to define its own hard_reset function anymore. by Patrick Georgi · 13 years ago
  42. c977c7d libpayload: Move stdin/stdout/stderr away from headers by Patrick Georgi · 13 years ago
  43. a649a96 by Scott Duplichan · 13 years ago
  44. 71b8480 Move coreboot specific rules and setup to toplevel Makefile.inc by Patrick Georgi · 13 years ago
  45. 541269b [i945] Add SPD adress mapping by Sven Schnelle · 13 years ago
  46. 0c8e664 It turns out that the code which enables specific LDN is somewhat buggy. by Rudolf Marek · 13 years ago
  47. b8cdd9b Handle compiler options for source classes more generically by Patrick Georgi · 13 years ago
  48. 5826265 Make Makefile.inc parser loop more generic by Patrick Georgi · 13 years ago
  49. b159f7a add mec1308 support to superiotool by David Hendricks · 13 years ago
  50. 650cf23 Fix build errors introduced in r6367 by Alexandru Gagniuc · 13 years ago
  51. e8a7df8 Add ACPI code for Lenvo X60 by Sven Schnelle · 13 years ago
  52. 025ead7 Extended K8T890 driver to include the K8T800 and K8M800 northbridges by Alexandru Gagniuc · 13 years ago
  53. ddb3f0a Lenovo ThinkPad X60: Enable SMI handler by Sven Schnelle · 13 years ago
  54. 7afbb99 Remove more files and lines mistakenly copied from Roda to X60 by Peter Stuge · 13 years ago
  55. 7d5966d Remove ACPI mistakenly copied from Roda to ThinkPad X60 by Peter Stuge · 13 years ago
  56. 1c427a7 Remove Inagua Kconfig items for external VGA and AHCI binaries. These can be addded by the developer if needed. by Marc Jones · 13 years ago
  57. dd6c1e6 SERIAL_POST was renamed to CONSOLE_POST a while ago by Stefan Reinauer · 13 years ago
  58. f58b63d use git.seabios.org for checking out seabios. by Stefan Reinauer · 13 years ago
  59. e2ca71e Lenovo ThinkPad X60 / X60s Support by Sven Schnelle · 13 years ago
  60. b912289 Use fprintf(stderr, ...) in library by Patrick Georgi · 13 years ago
  61. cd913bd Stub out FILE*, stdout/stdin/stderr and implement fprintf on these by Patrick Georgi · 13 years ago
  62. a4a022c lpgcc was too noisy in some cases by Patrick Georgi · 13 years ago
  63. 6b5ca4e Some more POSIX compatibility by Patrick Georgi · 13 years ago
  64. f0ccf6e Errata #169 works on HT, not MC by Josef Kellermann · 13 years ago
  65. cf37a59 Removed LPC DMA Deadlock workaround... by Josef Kellermann · 13 years ago
  66. 144fe88 Fix Typo. (and why is that file, and some of its siblings per-board?) by Patrick Georgi · 13 years ago
  67. 69da1b6 Add IBASE DB-FT1 and AMD Inagua motherboards. Patch 8 of 8. by Frank Vibrans · 13 years ago
  68. 7b904d8 This code provides support for the superio chip on the AMD Inagua platform (not commercially available). It is independent of the AMD>code. by Frank Vibrans · 13 years ago
  69. 6b4674e I missed a file that was part of the AMD AGESA CPU wrapper checkin, r6347. by Frank Vibrans · 13 years ago
  70. d0a8ebf This code provides support for the superio chip on the IBASE Technology DB-FT1 (AMD code name Persimmon) platform. It is independent of the AMD code. by Frank Vibrans · 13 years ago
  71. 0822ad8 This code fixes a number of build issues related to the AMD Agesa code. The particular issues are global variables existing in romstage and the use of GCC intrinsics in the build. The former issue will be addressed shortly, and the latter issue requires community assistance. This code is dependent on the AMD Family 14h mainboard code. by Frank Vibrans · 13 years ago
  72. 420faca Add AMD cpu wrapper code. Patch 4 of 8. by Frank Vibrans · 13 years ago
  73. 63e62b0 This code provides southbridge initialization for SB800 south bridges. It is dependent on the AMD CIMx/SB800 code. by Frank Vibrans · 13 years ago
  74. 39fca80 This code provides cpu northbridge initialization for Family 14h cpus. It is dependent on the AMD Agesa code. by Frank Vibrans · 13 years ago
  75. 2b4c831 Add AMD Agesa and AMD CIMx SB800 code. Patch 1 of 8. by Frank Vibrans · 13 years ago
  76. 74ad66c Attached patch fixes the LPC decode ranges of SB600/SB800. We enable early only Serial/SIO/RTC. by Rudolf Marek · 13 years ago
  77. daecb18 According to AMD documentation, cache type WP should be used for by Scott Duplichan · 13 years ago
  78. 20ecc5a RS690: Provide support for MMCONF. by Josef Kellermannseppk · 13 years ago
  79. 1df8542 Implemented workaround for erratum 169, obsoleting erratum 131. by Alexandru Gagniuc · 13 years ago
  80. 31e0deac0 Fix a potential system hang by handling AMD Model F Erratum 89 a bit later. by Josef Kellermann · 13 years ago
  81. b0c94a1 Add NetBSD support to nvramtool. by jakllsch · 13 years ago
  82. 167b792 Fix cmos-files-y for relative paths by Patrick Georgi · 13 years ago
  83. 4a038ca Place the W83627EHG MIDI base address mask in the correct position. by Alexandru Gagniuc · 13 years ago
  84. b1d1c4d Reliably build arbitrary Kconfig-based revisions of SeaBIOS by Peter Stuge · 13 years ago
  85. 1440d08 Actually add PC87382 into Kconfig, missing from r6332 by Peter Stuge · 13 years ago
  86. 82e3617 Add PC87392 support by Sven Schnelle · 13 years ago
  87. 92cf08c Add PC87382 support by Sven Schnelle · 13 years ago
  88. 7c2eec0 Add support for the IT8720F Super I/O by Christian Ruppert · 13 years ago
  89. a96b218 Fix subvendor/subdevice programming on RS690 by Josef Kellermann · 13 years ago
  90. 87fcffa Wrap CONFIG_MAINBOARD_PCI_SUBSYSTEM_{VENDOR,DEVICE}_ID in weak functions by Patrick Georgi · 13 years ago
  91. 539500e pmh7.[ch]: Add missing license headers. by Uwe Hermann · 13 years ago
  92. ed61c4a Add detection/dump support for the NSC PC87382. by Sven Schnelle · 13 years ago
  93. 6f92d21 Properly add Lenovo EC to build by Sven Schnelle · 13 years ago
  94. 4a6c9d1 Add support for the Lenovo PMH7 embedded controller by Sven Schnelle · 13 years ago
  95. 478b77d Fix using custom build configs in abuild by Mathias Krause · 13 years ago
  96. aeead27 Fix an infinite loop in pnp_get_ioresource(), which freezes coreboot if by Stefan Reinauer · 13 years ago
  97. 38b1f3b Add PCI ID's for VIA K8T800 and K8M800 northbridges. by Alexandru Gagniuc · 13 years ago
  98. b82673b Build failure because of src/pc80/mc146818rtc_early.c unused variable by Stefan Reinauer · 13 years ago
  99. ff9d78c Replace special rules for auxiliary files by cbfs-files-y entries by Patrick Georgi · 13 years ago
  100. 5c0bca2 Inverse two arguments of cbfs-files-y and adapts its users (one of which already used the new order) by Patrick Georgi · 13 years ago