Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
a0368a0950bbd346b816c4397cfe9e86617d4f77
/
src
/
soc
/
intel
/
icelake
/
Kconfig
a0368a0
soc/intel/{cml, whl}: Add option to skip HECI disable in SMM
by Subrata Banik
· 5 years ago
9995418
soc/intel: Replace UART_BASE() and friends with a Kconfig
by Nico Huber
· 5 years ago
ffb83be
soc/intel/icelake: Select FSP_M_XIP
by Subrata Banik
· 5 years ago
6672bd8
vboot: refactor OPROM code
by Joel Kitching
· 5 years ago
55fb6b4
soc/intel/icelake: Enable support for FSP 2.1 specification
by Subrata Banik
· 6 years ago
f5ca922
Untangle CBFS microcode updates
by Nico Huber
· 6 years ago
a96e66a
soc/intel: Clean mess around UART_DEBUG
by Nico Huber
· 6 years ago
458297c
soc/intel/icelake: Increase bootblock size
by Subrata Banik
· 6 years ago
26d706b
soc/intel/icelake: Create macros for FSP consumption
by Subrata Banik
· 6 years ago
23012a0
soc/intel/icelake: Allow coreboot to reserve stack for fsp
by Aamir Bohra
· 6 years ago
c6382cd
soc/intel/*: Make FSP header path user configurable
by Patrick Georgi
· 6 years ago
3ee54bb
soc/intel/icelake: Do initial SoC commit
by Aamir Bohra
· 6 years ago