Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 99a48bc824d6524a780a987e8e22cf22bdb9eae1 / src / soc / intel / common / block / cpu / car / cache_as_ram.S
  1. 99a48bc soc/intel/common/cache_as_ram.S: Add macro to clear CAR by Arthur Heymans · 4 years, 9 months ago
  2. 64c9c6d soc/intel/common/cache_as_ram.S: Add macro to find a free MTRR by Arthur Heymans · 4 years, 9 months ago
  3. c57d303 soc/intel/car/cache_as_ram.S: Fix typo in comment by Arthur Heymans · 3 years, 2 months ago
  4. 0603902 soc/intel/common/block/cpu: Use tab instead of space by Subrata Banik · 3 years, 5 months ago
  5. e4606bb soc/intel/common/block/cpu: Use tab instead of space by Subrata Banik · 3 years, 6 months ago
  6. 7522a8f arch/x86: Move prologue to .init section by Kyösti Mälkki · 3 years, 9 months ago
  7. 860c684 src/soc/intel: Add support for CAR_HAS_SF_MASKS and select for TGL by Shreesh Chhabbi · 3 years, 9 months ago
  8. 87c7ec7 soc/intel: Remove INTEL_CAR_NEM_ENHANCED_V2 config option by Shreesh Chhabbi · 3 years, 9 months ago
  9. 89b296c soc/intel/common/block/cpu/car: Fix two whitespace issues by Subrata Banik · 3 years, 8 months ago
  10. 2b77112 soc/intel/common/block/cpu/car/cache_as_ram: Add x86_64 support by Patrick Rudolph · 3 years, 9 months ago
  11. c1d227d soc/intel/common/cpu: Update COS mask calculation for NEM enhanced mode by Aamir Bohra · 4 years, 1 month ago
  12. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 3 months ago
  13. 0612b27 soc/intel/common: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 5 months ago
  14. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 5 months ago
  15. 5885ffe soc/intel/common: Make alignment proper for comments by Subrata Banik · 4 years, 9 months ago
  16. df9cdcf arch/x86/car.ld: Rename suffix _start/_end by Arthur Heymans · 4 years, 9 months ago
  17. 8adaffc soc/intel/common: Fix typo mistake in cache_as_ram.S by Subrata Banik · 5 years ago
  18. c4772b9 cpu/x86: Move checking for MTRR's as a proxy for proper CPU reset by Arthur Heymans · 5 years ago
  19. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  20. 419bfbc src: Move common IA-32 MSRs to <cpu/x86/msr.h> by Elyes HAOUAS · 6 years ago
  21. 05498a2 src/soc: Get rid of whitespace before tab by Elyes HAOUAS · 6 years ago
  22. 5268b76 src/soc: Fix various typos by Jonathan Neuschäfer · 7 years ago
  23. f329f0c intel/common: CAR setup CQOS by Naresh G Solanki · 7 years ago
  24. 028e18f arch/x86: update assembly to ensure 16-byte alignment into C by Aaron Durbin · 7 years ago
  25. 03e971c soc/intel/common/block: Add cache as ram init and teardown code by Subrata Banik · 7 years ago