Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
98c92570d9bb363740ae1b2cbbefc3c0f2404cb4
/
src
/
mainboard
/
asrock
/
g41c-gs
/
variants
/
g41m-s3
/
devicetree.cb
98c9257
cpu/intel/speedstep: Have nb and sb code provide c5/c6/slfm
by Arthur Heymans
· 1 year, 8 months ago
dc3beea
sb/intel/i82801gx: Use boolean for ide_enable_{primary,secondary}
by Elyes Haouas
· 1 year, 8 months ago
1eecb8c
nb/intel/x4x: Hook up PCI domain and CPU bus ops to devicetree
by Arthur Heymans
· 1 year, 8 months ago
e16692e
mb/**/{devicetree,overridetree}.cb: Indent with tabs
by Angel Pons
· 4 years ago
6b5bc77
treewide: Remove "this file is part of" lines
by Patrick Georgi
· 4 years, 2 months ago
674ad92
src/mainboard: Replace GPLv2 long form headers with SPDX header
by Elyes HAOUAS
· 4 years, 2 months ago
3b618bb
mainboard/[a-f]*: Remove copyright notices
by Patrick Georgi
· 4 years, 4 months ago
fecf777
sb/intel/i82801gx: Add common LPC decode code
by Arthur Heymans
· 4 years, 8 months ago
5eb81be
sb/intel/i82801gx: Detect if the southbridge supports AHCI
by Arthur Heymans
· 6 years ago
fbf380a
mb/*/devicetree.cb: Remove unavailable PCIe ports
by Arthur Heymans
· 6 years ago
e583dd3
src/mb/asrock/../g41m-s3: Remove spurious devices
by Angel Pons
· 5 years ago
967b84d
src/mainboard: Remove unneeded whitespace
by Elyes HAOUAS
· 6 years ago
884dfb6
src/mb/asrock/g41c-gs: Add variant g41m-s3
by Angel Pons
· 6 years ago