Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
98adaf5989845f7859054f5cee2cf1f4e0392640
/
src
/
northbridge
/
intel
/
x4x
/
raminit_ddr2.c
ef7e98a
nb/intel/x4x: Implement resume from S3 suspend
by Arthur Heymans
· 8 years ago
97e13d8
nb/intel/x4x: Fix raminit on reset path
by Arthur Heymans
· 8 years ago
eee4f6b
nb/x4x/raminit: Fix programming dram timings
by Arthur Heymans
· 8 years ago
128c104
nb/intel: Fix some spelling mistakes in comments and strings
by Martin Roth
· 8 years ago
8a3514d
nb/x4x/raminit.c: Improve crossclock table cosmetics
by Arthur Heymans
· 8 years ago
523e90f
nb/intel/x4x: Increase MMIO PCI space to 2GiB
by Damien Zammit
· 8 years ago
12df950
northbridge/intel: Add required space before opening parenthesis '('
by Elyes HAOUAS
· 8 years ago
27f94ee
x4x: add non documented vram sizes
by Arthur Heymans
· 8 years ago
7c2e539
nb/intel/x4x: Fix CAS latency detection and max memory detection
by Damien Zammit
· 8 years ago
68e1dcf
nb/intel/x4x: Fix unpopulated value
by Damien Zammit
· 8 years ago
d63115d
nb/intel/x4x: Tidy up raminit and fix msbpos() function
by Damien Zammit
· 9 years ago
9fb08f5
nb/intel/x4x: Fix memory hole with both channels populated
by Damien Zammit
· 9 years ago
cbe3892
northbridge/intel/x4x: clean up includes
by Martin Roth
· 9 years ago
4b513a6
northbridge/intel/x4x: Native raminit
by Damien Zammit
· 9 years ago