Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 9740bcb0cfb1271e062a4f8b7d182796c6c20356 / src / arch / riscv / bootblock.S
  1. 042a833 arch/riscv: Pass the bootrom-provided FDT to the payload by Jonathan Neuschäfer · 4 years, 5 months ago
  2. 6f3a53b riscv: get SBI calls to work by Ronald G. Minnich · 5 years ago
  3. 571c230 riscv: Add a bandaid for the new toolchain by Ronald G. Minnich · 6 years ago
  4. 5965cba RISCV: Clean up the common architectural code by Ronald G. Minnich · 6 years ago
  5. 8e63017 arch/riscv: Refactor bootblock.S by Jonathan Neuschäfer · 6 years ago
  6. 9d0cce2 riscv/bootblock.S: Register machine-mode, not supervisor-mode trap handler by Jonathan Neuschäfer · 6 years ago
  7. 719f9b5 arch/riscv: Move _start to the beginning of the bootblock by Jonathan Neuschäfer · 6 years ago
  8. 7105660 riscv-spike: Move coreboot to 0x80000000 (2GiB) by Jonathan Neuschäfer · 6 years ago
  9. 7bd886b Change la to li (load immediate) by Ronald G. Minnich · 6 years ago
  10. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 7 years ago
  11. a47738d riscv-memlayout: fix existing memlayout issues, add sbi interface by Thaminda Edirisooriya · 7 years ago
  12. 8fad21d riscv-spike: support for Spike emulation of riscv by Thaminda Edirisooriya · 7 years ago
  13. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 7 years ago
  14. 7effaa4 riscv: use new-style CBFS header lookup by Patrick Georgi · 7 years ago
  15. ec5e5e0 New mechanism to define SRAM/memory map with automatic bounds checking by Julius Werner · 8 years ago
  16. e0e784a Add UCB RISCV support for architecture, soc, and emulation mainboard.. by Ronald G. Minnich · 8 years ago