Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 968ef759887b4da09115a6b2d2e2afa223091792 / src / soc / intel / common / block / pcie / pcie.c
  1. 968ef75 pciexp_device: Rewrite LTR configuration by Nico Huber · 3 years, 6 months ago
  2. a768dea device: Give `pci_ops.set_L1_ss_latency` a proper name by Nico Huber · 3 years, 6 months ago
  3. f4d98fdd2 soc/intel/commmon: Include Alder Lake device IDs by Varshit Pandya · 3 years, 7 months ago
  4. f672f7f soc/intel/common: Include Alder Lake device IDs by Subrata Banik · 4 years, 1 month ago
  5. b82b431 src: Never set ISA Enable on PCI bridges by Angel Pons · 4 years, 1 month ago
  6. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 3 months ago
  7. 0612b27 soc/intel/common: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 5 months ago
  8. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 5 months ago
  9. 3f4af0d soc/intel/common: Update Jasper Lake Device IDs by Meera Ravindranath · 4 years, 6 months ago
  10. 2613609 soc/intel/common: Add Elkhartlake Device IDs by Tan, Lean Sheng · 4 years, 7 months ago
  11. 12a651c soc/intel/common: Add PCI device IDs for CMP-H by Gaggery Tsai · 4 years, 9 months ago
  12. 263f129 soc/intel/common: Add Jasperlake Device IDs by rkanabar · 4 years, 9 months ago
  13. 6b5bf40 soc/intel/common: Include Tigerlake device IDs by Ravi Sarawadi · 4 years, 10 months ago
  14. df128a5 intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROL by Kyösti Mälkki · 5 years ago
  15. 571d07d soc/intel/skylake: Add Lewisburg family PCH support by Maxim Polyakov · 5 years ago
  16. ed6996f device/pciexp_device: Convert LTR non-snoop/snoop value into common macro by Subrata Banik · 5 years ago
  17. 15ccbf0 {northbridge, soc, southbridge}/intel: Make use of generic set_subsystem() by Subrata Banik · 5 years ago
  18. b1434fc Fix 'unsigned int' to bare use of 'unsigned' by Subrata Banik · 5 years ago
  19. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  20. da7ffb48 soc/intel/common: Include cometlake PCH IDs by Ronak Kanabar · 6 years ago
  21. 9eac039 soc/intel/common: Include Icelake device IDs by Aamir Bohra · 6 years ago
  22. e26c4a4 soc/intel/cannonlake: Add new cannon lake PCH-H support by praveen hodagatta pranesh · 6 years ago
  23. 4a13126 soc/intel/common/block: Don't use device_t in ramstage by Elyes HAOUAS · 6 years ago
  24. e56189c pci: Move inline PCI functions to pci_ops.h by Patrick Rudolph · 6 years ago
  25. 6bbc91a soc/intel/common/block: Add option to have subsystem_id in common pci driver by Subrata Banik · 7 years ago
  26. bbedef9 soc/intel/common: Add Cannonlake pci ids for common by Lijian Zhao · 7 years ago
  27. 2d689f9 soc/intel/common: Add Intel PCIe common code by Aamir Bohra · 7 years ago