Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 9631016660423d0585a1 / src / cpu / intel / model_2065x / cache_as_ram.inc
  1. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  2. 86091f9 cpu/mtrr.h: Fix macro names for MTRR registers by Alexandru Gagniuc · 9 years ago
  3. 4a45ec4 x86: Drop -Wa,--divide by Stefan Reinauer · 9 years ago
  4. 5264862 Remove empty lines at end of file by Elyes HAOUAS · 9 years ago
  5. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  6. 1729cd8 x86 romstage: Move stack just below RAMTOP by Kyösti Mälkki · 10 years ago
  7. 4af1245 intel/model_2065x: Remove dead code. by Vladimir Serbinenko · 10 years ago
  8. 20f25dd Rename coreboot_ram stage to ramstage by Furquan Shaikh · 10 years ago
  9. 107f72e Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR by Kyösti Mälkki · 11 years ago
  10. 75b90a1 Remove MRC variables from 2065x CAR init. by Vladimir Serbinenko · 11 years ago
  11. 8ee04d7 usbdebug: Put ehci_debug_info in CAR_GLOBAL by Kyösti Mälkki · 11 years ago
  12. 22dcdd9 Add support for Intel Nehalem CPU by Vladimir Serbinenko · 11 years ago