Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 90dcdd43ee83b12ddd1cdafba7613971cbfa2117 / src / include / device / pci_def.h
  1. 90dcdd4 Add support for enabling PCIe Common Clock and ASPM by Duncan Laurie · 13 years ago
  2. 14e2277 Since some people disapprove of white space cleanups mixed in regular commits by Stefan Reinauer · 14 years ago
  3. 4855f56 add define for Role-Based Error Reporting to PCIe defines (trivial) by Stefan Reinauer · 15 years ago
  4. d4b278c AMD Rev F support by Yinghai Lu · 18 years ago
  5. 13f1c2a eric patch by Yinghai Lu · 19 years ago
  6. 992cd00 - Update the device header files by Eric Biederman · 20 years ago
  7. 5cd8173 - Moved hlt() to it's own header. by Eric Biederman · 20 years ago
  8. 860ad37 - First pass at code for generic link width and size determination by Eric Biederman · 21 years ago
  9. a05b6dd - Add pci_def.h so romcc compiled files can also get at the pci definitions by Eric Biederman · 21 years ago