Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 8950cfb66f8f1fd4b047fbef2347134be0aeacec / src / soc / intel / baytrail / xhci.c
  1. 8950cfb soc/intel: Use config_of() by Kyösti Mälkki · 5 years ago
  2. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  3. 17a3ceb soc/intel/baytrail: Get rid of device_t by Elyes HAOUAS · 6 years ago
  4. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  5. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  6. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  7. c9bf446 baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPU by Kein Yuan · 10 years ago
  8. 9e94dbf ACPI: Get S3 resume state from romstage_handoff by Kyösti Mälkki · 10 years ago
  9. 51d787a rambi/baytrail: ACPI, GPIO, audio, misc updates by Shawn Nematbakhsh · 11 years ago
  10. 616f394 baytrail: utilize reg_script_run_on_dev() by Aaron Durbin · 11 years ago
  11. a90a59f5 baytrail: Fix XHCI problems and re-enable by Duncan Laurie · 11 years ago
  12. f81a91a baytrail: Add XHCI initialization by Duncan Laurie · 11 years ago