Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
8702ab5ab1ee3e9f4f4d6edd7cec85ed6029aac8
/
src
/
southbridge
/
intel
/
i82801dx
/
i82801dx_lpc.c
8702ab5
ICH4 update, fix ATA init, drop SATA (chipset doesn't have SATA)
by Stefan Reinauer
· 14 years ago
138be83
This does the following:
by Stefan Reinauer
· 14 years ago
[Renamed (89%) from src/southbridge/intel/i82801dbm/i82801dbm_lpc.c]
29cc9ed
Move the v3 resource allocator to v2.
by Myles Watson
· 15 years ago
87e7050
die() does never return. Annotate it as such.
by Carl-Daniel Hailfinger
· 15 years ago
a9c5ea0
Revert "CMOS: Add set_option and rework get_option."
by Luc Verhaegen
· 15 years ago
9ceae90
CMOS: Add set_option and rework get_option.
by Luc Verhaegen
· 15 years ago
a29ec06
Restructure the PCI IDs list for the ICH* chipsets from ICH/ICH0 up to
by Uwe Hermann
· 17 years ago
f1cf1f7
Ever wondered where those "setting incorrect section attributes for
by Stefan Reinauer
· 17 years ago
ef79223
Bug fixes: read all 16 bits of DMA configuration; set up NMI/SERR handling in I/O space not PCI space. Comment out posted-memory-write code that looks to have been mis-inherited.
by Steven J. Magnani
· 19 years ago
4f9265f
- kill typo so resources are not mixed up in amdk8/northbridge.c
by Eric Biederman
· 20 years ago
7003ba4
- First stab at running linuxbios without the old static device tree.
by Eric Biederman
· 20 years ago
e6552bc
changes for the dbm part. Still need to remove the sata file ...
by Ronald G. Minnich
· 20 years ago
182615d
by Ronald G. Minnich
· 20 years ago