Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 806fa2463f16d32f98cff6437576a5efe2874ece / src / soc / intel / broadwell / xhci.c
  1. 9e6d143 soc/intel/broadwell: use common Intel ACPI hardware definitions by Aaron Durbin · 8 years ago
  2. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  3. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  4. df4081e broadwell: Clear USB3.0 PORTSC status bits in sleep_prepare. by Todd Broch · 9 years ago
  5. 46d3ac1 broadwell: indent xhci code by Patrick Georgi · 9 years ago
  6. aafdddf broadwell: Disable XHCI compliance mode entry by Duncan Laurie · 9 years ago
  7. 4ee4bd5 broadwell: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  8. 4613472 broadwell: Fix some errors in selftest by Kane Chen · 10 years ago
  9. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  10. c88c54c broadwell: add new intel SOC by Duncan Laurie · 10 years ago