Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 7f189cc74eb0358149f892c32a9bfa7b831c83a3 / src / northbridge / intel / sandybridge / northbridge.c
  1. 7f189cc Intel Sandybridge and UMA: use mmio_resource() by Kyösti Mälkki · 12 years ago
  2. 1ec5e74 Intel Sandybridge: add reserved memory as resources by Kyösti Mälkki · 12 years ago
  3. fe7b5d2 Ivybridge: fix workaround and enable PAIR by Duncan Laurie · 12 years ago
  4. 77dbbac CPU: Add basic support for Nominal Configurable TDP by Duncan Laurie · 12 years ago
  5. 496f4a0 SandyBridge: Add another PCI device ID for northbridge by Walter Murphy · 12 years ago
  6. cc55b9b Define global uma_memory variables by Kyösti Mälkki · 12 years ago
  7. bb11e60 Hook up MRC cache update by Stefan Reinauer · 12 years ago
  8. 1244f4b Rework Sandybridge MRC cache handling by Stefan Reinauer · 12 years ago
  9. e166782 Clean up #ifs by Patrick Georgi · 12 years ago
  10. 0ff99b7 Modify DMI init for IvyBridge by Vincent Palatin · 12 years ago
  11. 00636b0 Add support for Intel Sandybridge CPU (northbridge part) by Stefan Reinauer · 12 years ago