Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
799c3219146c8d246ef95f1fdb83dc7bc1f2be61
/
src
/
soc
/
ucb
/
riscv
/
Makefile.inc
9231f0b
soc: Add SPDX license headers to Makefiles
by Martin Roth
· 1 year, 10 months ago
de27499
soc/ucb/riscv: Add chip_operations stub
by Kyösti Mälkki
· 4 years, 3 months ago
934ae21
mb/emulation/qemu-riscv: Implement ipi using clint to enable smp in qemu/spike.
by Philipp Hug
· 5 years ago
042772a
mb/emulation/spike-riscv: Implement mtime_init
by Jonathan Neuschäfer
· 6 years ago
7c9540e
riscv: add support smp_pause / smp_resume
by Xiang Wang
· 6 years ago
2cf9990
soc/sifive/fu540: Makefile: include mtime_init in ramstage
by Philipp Hug
· 6 years ago
2e38dbe
riscv: update mtime initialization
by Xiang Wang
· 6 years ago
aae53ab
kbuild: automatically include SOCs
by Stefan Reinauer
· 9 years ago
e0e784a
Add UCB RISCV support for architecture, soc, and emulation mainboard..
by Ronald G. Minnich
· 10 years ago