Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
77133afe3142096cc7ea7755bfc727f59f2282f9
/
src
/
soc
/
rockchip
/
rk3288
/
Kconfig
86fc11d
arm/arm64: Generalize bootblock C entry point
by Julius Werner
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
967cd9a
ChromeOS: Fix Kconfig dependencies
by Martin Roth
· 9 years ago
d17a862
rk3288: Use timestamp region for pre-cbmem timestamps
by Furquan Shaikh
· 10 years ago
bfa5197
rockchip/rk3288: complete vboot configuration and move to SoC
by Patrick Georgi
· 9 years ago
eb22da0e
Remove old HAVE_UART_MEMORY_MAPPED select statements
by Martin Roth
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
a6225fa
Remove Kconfig variable that has no effect
by Patrick Georgi
· 9 years ago
0770f25
rtc: add config flag to denote rtc API availability
by Patrick Georgi
· 9 years ago
97db1fb
soc: select generic gpio lib on (almost) all non-x86 SOCs
by Stefan Reinauer
· 9 years ago
cdf92ea
rk3288: Disable ramstage compression by default
by Julius Werner
· 10 years ago
4d24421
veyron_*: Move PMIC_BUS to a Kconfig variable
by David Hendricks
· 10 years ago
efcee76
CBFS: Automate ROM image layout and remove hardcoded offsets
by Julius Werner
· 10 years ago
7a89d85
rk3288: Adjust CBFS header and ROM offsets
by Julius Werner
· 10 years ago
e5e3630
timer: Add generic udelay() implementation
by Aaron Durbin
· 10 years ago
ec5e5e0
New mechanism to define SRAM/memory map with automatic bounds checking
by Julius Werner
· 10 years ago
7e9ffbc
rk3288/pinky: Move uart address to mainboard Kconfig
by David Hendricks
· 10 years ago
5c2988c
veyron: select rw romstage using vboot2
by Daisuke Nojiri
· 10 years ago
817e455
add make_idb.py & update bootblock
by huang lin
· 10 years ago
5179419
rockchip/rk3288: Fix whitespace
by Kyösti Mälkki
· 9 years ago
ac490b8
coreboot: rk3288: Add a stub implementation of the rk3288 SOC
by jinkun.hong
· 10 years ago