Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 76cedd2c292352d7dbd45fab70ec272e476d0910 / src / soc / intel / baytrail / xhci.c
  1. 76cedd2 acpi: Move ACPI table support out of arch/x86 (3/5) by Furquan Shaikh · 4 years, 4 months ago
  2. c3f58f6 soc/intel/baytrail: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 5 months ago
  3. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 5 months ago
  4. 8950cfb soc/intel: Use config_of() by Kyösti Mälkki · 5 years ago
  5. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  6. 17a3ceb soc/intel/baytrail: Get rid of device_t by Elyes HAOUAS · 6 years ago
  7. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  8. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  9. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  10. c9bf446 baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPU by Kein Yuan · 10 years ago
  11. 9e94dbf ACPI: Get S3 resume state from romstage_handoff by Kyösti Mälkki · 10 years ago
  12. 51d787a rambi/baytrail: ACPI, GPIO, audio, misc updates by Shawn Nematbakhsh · 11 years ago
  13. 616f394 baytrail: utilize reg_script_run_on_dev() by Aaron Durbin · 11 years ago
  14. a90a59f5 baytrail: Fix XHCI problems and re-enable by Duncan Laurie · 11 years ago
  15. f81a91a baytrail: Add XHCI initialization by Duncan Laurie · 11 years ago