Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 71616784077cd5a712dcb8768cea3464c3de04ec / src / soc / intel / broadwell / pcie.c
  1. 7161678 intel/broadwell: Add option to enable/disable the PCIe AER capability by Youness Alaoui · 6 years ago
  2. 1f64b01 intel/broadwell: If L1 Sub state is disabled, do not set capability by Youness Alaoui · 6 years ago
  3. e56189c pci: Move inline PCI functions to pci_ops.h by Patrick Rudolph · 6 years ago
  4. 6ef5192 soc/intel/broadwell: Fix other issues detected by checkpatch by Lee Leahy · 7 years ago
  5. 23602df soc/intel/broadwell: Add int to unsigned by Lee Leahy · 7 years ago
  6. 48c389e PCI ops: Define read-modify-write routines globally by Kyösti Mälkki · 11 years ago
  7. b4a45dc intel PCI ops: Remove explicit PCI MMCONF access by Kyösti Mälkki · 11 years ago
  8. e8f2ef5 intel/broadwell: fix typo by Patrick Georgi · 8 years ago
  9. 2b2ff7f soc/intel/broadwell: Init var before use, only use when needed by Martin Roth · 9 years ago
  10. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  11. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  12. b14c067 broadwell: Set PCIe replay timeout to 0xD by Duncan Laurie · 10 years ago
  13. cad2b7b broadwell: Skip steps when disabling PCIe port by Duncan Laurie · 10 years ago
  14. 8306761 broadwell: Fix PCIe ports programming sequences to enable HSIOPC by Wenkai Du · 10 years ago
  15. e8f3664 Broadwell: Synchronization with FRC for Root Port Power Management by Kenji Chen · 10 years ago
  16. 4ee4bd5 broadwell: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  17. 94fea49 Broadwell: Fix PCIe L1 Sub-State capability ID not filled. by Kenji Chen · 10 years ago
  18. b71d9b8 Broadwell: Select PCIE_L1_SUB_STATE and apply Broadwell settings. by Kenji Chen · 10 years ago
  19. e383feb Broadwell: Synchronize for power management with FRC by Kenji Chen · 10 years ago
  20. c373f50 Broadwell: Synchronize RO, Link Arbiter, and OBFF with FRC by Kenji Chen · 10 years ago
  21. 8ef55ee Broadwell: Revise programming flow for write-once registers by Kenji Chen · 10 years ago
  22. 87d4a20 broadwell: Configure IOSF Port and Grant Count by Kenji Chen · 10 years ago
  23. 642e598 broadwell: Update PCIe configuration to follow BWG by Kane Chen · 10 years ago
  24. 4613472 broadwell: Fix some errors in selftest by Kane Chen · 10 years ago
  25. 4fef5a2 broadwell: Apply pcie updates from 2.1.0 ref code by Kane Chen · 10 years ago
  26. 446fb8e broadwell: Misc updates from 2.1.0 ref code by Duncan Laurie · 10 years ago
  27. de7ed6f intel/broadwell: Spelling fixes by Martin Roth · 10 years ago
  28. c88c54c broadwell: add new intel SOC by Duncan Laurie · 10 years ago